Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
|
boards:sbc:6x0x-atx-6u:start [2015/10/27 03:06] admin [Completed Production Board (6809 / Flex9 Configuration)] |
boards:sbc:6x0x-atx-6u:start [2015/10/30 23:31] admin |
||
|---|---|---|---|
| Line 1: | Line 1: | ||
| - | ====== Introduction ====== | + | ====== |
| - | The ECB 6x0x-ATX/6U (VME) board is a single board computer supporting the Motorola 6809, 6802, and MOS Technologly 6502, all at 2 Mhz . In addition to the processor, ROM, and RAM, this board includes all peripherals required for stand-alone operation including serial, parallel, Propeller-driven video output/ | + | The ECB 6x0x-ATX-6U (VME) board is a single board computer supporting the Motorola 6809, 6802, and MOS Technologly 6502, all at 2 Mhz . In addition to the processor, ROM, and RAM, this board includes all peripherals required for stand-alone operation including serial, parallel, Propeller-driven video output/ |
| This board is intended as a replacement for the previous set of 3 N8VEM 6x9x Host Processor, IO Mezzanine, and Bus Bridge cards with a single comprehensive design. | This board is intended as a replacement for the previous set of 3 N8VEM 6x9x Host Processor, IO Mezzanine, and Bus Bridge cards with a single comprehensive design. | ||
| Line 9: | Line 9: | ||
| ==== Completed Production Board (6502 / DOS/65 Configuration) ==== | ==== Completed Production Board (6502 / DOS/65 Configuration) ==== | ||
| - | {{: | + | {{boards: |
| ==== Completed Production Board (6809 / Flex9 Configuration) ==== | ==== Completed Production Board (6809 / Flex9 Configuration) ==== | ||
| - | {{: | + | {{boards: |
| ==== Production PCB Revision 2.00-013 Front Solder Mask ==== | ==== Production PCB Revision 2.00-013 Front Solder Mask ==== | ||
| - | {{http://n8vem-sbc.pbworks.com/ | + | {{boards:sbc: |
| ====== Specifications ====== | ====== Specifications ====== | ||
| Line 27: | Line 27: | ||
| * CPU Configurations | * CPU Configurations | ||
| * CPU_1 - MC68B09 @ 2 Mhz. Note this is not the 6809E. The -E suffix chip is electrically different | * CPU_1 - MC68B09 @ 2 Mhz. Note this is not the 6809E. The -E suffix chip is electrically different | ||
| - | + | * **or** | |
| - | or | + | * CPU_2 - MC68B02 or Rockwell/ |
| - | + | ||
| - | | + | |
| * Memory Configuration | * Memory Configuration | ||
| * 512 Kb SRAM + 512 Kb Flash = 1 Mb total | * 512 Kb SRAM + 512 Kb Flash = 1 Mb total | ||
| Line 50: | Line 48: | ||
| * 6840 Programmable Timer Module (PTM) | * 6840 Programmable Timer Module (PTM) | ||
| * DS1302 Real Time Clock w/Battery Backup | * DS1302 Real Time Clock w/Battery Backup | ||
| - | |||
| - | ====== | ||
| - | |||
| - | ====== | ||
| ====== Hardware Documentation ====== | ====== Hardware Documentation ====== | ||
| Line 61: | Line 55: | ||
| ==== Production PCB Revision 2.00-013 ==== | ==== Production PCB Revision 2.00-013 ==== | ||
| - | [[http://n8vem-sbc.pbworks.com/ | + | {{boards:sbc:6x0x-atx-6u: |
| - | [[http://n8vem-sbc.pbworks.com/ | + | {{boards:sbc:6x0x-atx-6u: |
| ===== Memory Management Unit ===== | ===== Memory Management Unit ===== | ||
| - | For a detailed description of the Memory Management Unit operation, see [[http://n8vem-sbc.pbworks.com/ | + | For a detailed description of the Memory Management Unit operation, see {{boards:sbc: |
| ===== Input/ | ===== Input/ | ||
| - | |Port Range |I/O Device Allocation | + | |Port Range |I/O Device Allocation |Comments | |
| - | |$E800-$E8FF | + | |$E800-$E8FF |PTM (6840) | | |
| - | |$E900-$E9FF | + | |$E900-$E9FF |Unused/ |
| - | |$EA00-$EAFF | + | |$EA00-$EAFF |MMU Control | | |
| |$EB00-$EBFF |Unused/ | |$EB00-$EBFF |Unused/ | ||
| |$EC00-$ECFF |VIA0 (65C22) | | | |$EC00-$ECFF |VIA0 (65C22) | | | ||
| Line 87: | Line 80: | ||
| Orientation of connectors (aka top, right, above, etc) is described while holding the board such that the copyright notice is readable. | Orientation of connectors (aka top, right, above, etc) is described while holding the board such that the copyright notice is readable. | ||
| - | ==== ACIA Serial rev 2.00 ==== | + | == ACIA Serial rev 2.00 == |
| P25, TTL levels serial, pin 1 = lower left, above pin 16 of left MAX232 | P25, TTL levels serial, pin 1 = lower left, above pin 16 of left MAX232 | ||
| Line 93: | Line 86: | ||
| P31, RS232 levels serial, pin 1 = lower left, above pin 9 of left MAX232 | P31, RS232 levels serial, pin 1 = lower left, above pin 9 of left MAX232 | ||
| - | ==== ATX Power Button rev 2.00 ==== | + | == ATX Power Button rev 2.00 == |
| P23, pin 1 = left = ground, pin 1 = right = ground this pin to activate, it is underneath "Power OK" LED D4 in the lower left corner | P23, pin 1 = left = ground, pin 1 = right = ground this pin to activate, it is underneath "Power OK" LED D4 in the lower left corner | ||
| - | ==== ATX Raw Power Header rev 2.00 ==== | + | == ATX Raw Power Header rev 2.00 == |
| - | P22, pin 1 = left, see schematic. | + | P22, pin 1 = left, see schematic. Its the active " |
| - | ==== Parallel Port rev 2.00 ==== | + | == Parallel Port rev 2.00 == |
| - | P24, pin 1 = lower left. top of board, about 2 inches from left edge. | + | P24, pin 1 = lower left. top of board, about 2 inches from left edge. |
| Also see jumper K5 | Also see jumper K5 | ||
| - | P29, pin 1 = lower left. TTL signals for both 6522 CA1,CA2, CB1, CB2 pins, and power and ground, upper left corner of board | + | P29, pin 1 = lower left. TTL signals for both 6522 CA1,CA2, CB1, CB2 pins, and power and ground, upper left corner of board |
| - | ==== PIA Port rev 2.00 ==== | + | == PIA Port rev 2.00 == |
| Provides many parallel port signals, off the 6821 and 6522 | Provides many parallel port signals, off the 6821 and 6522 | ||
| Line 115: | Line 108: | ||
| P27, pin 1 = lower left, above pin 1 of leftmost 6522 or upper left corner of board. | P27, pin 1 = lower left, above pin 1 of leftmost 6522 or upper left corner of board. | ||
| - | ==== PropPlug rev 2.00 ==== | + | == PropPlug rev 2.00 == |
| P6, pin 1 = left, immediately under PS/2 keyboard socket and above the P12 Prop TTL | P6, pin 1 = left, immediately under PS/2 keyboard socket and above the P12 Prop TTL | ||
| - | ==== Propeller Serial RS232 rev 2.00 ==== | + | == Propeller Serial RS232 rev 2.00 == |
| P11, pin 1 = lower left, above right side MAX232 | P11, pin 1 = lower left, above right side MAX232 | ||
| - | ==== Propeller Serial TTL levels rev 2.00 ==== | + | == Propeller Serial TTL levels rev 2.00 == |
| - | Mostly for serial in circuit programming of the prop. Also see prop jumper JP5. | + | Mostly for serial in circuit programming of the prop. Also see prop jumper JP5. |
| P12, pin 1 = left, near the PS/2 socket and underneath the P6 prop port plug | P12, pin 1 = left, near the PS/2 socket and underneath the P6 prop port plug | ||
| - | ==== Reset rev 2.00 ==== | + | == Reset rev 2.00 == |
| JP14, pin 1 = left = ground, pin 2 = right = ground this to reset, underneath pin 12 of left MAX232 | JP14, pin 1 = left = ground, pin 2 = right = ground this to reset, underneath pin 12 of left MAX232 | ||
| Line 137: | Line 130: | ||
| Orientation of jumpers (aka top, right, above, etc) is described while holding the board such that the copyright notice is readable. | Orientation of jumpers (aka top, right, above, etc) is described while holding the board such that the copyright notice is readable. | ||
| - | ==== ACIA Serial rev 2.00 ==== | + | == ACIA Serial rev 2.00 == |
| JP13, short this to force CTS on, underneath pin 5 of left MAX232 | JP13, short this to force CTS on, underneath pin 5 of left MAX232 | ||
| - | ==== Clock Speed Selector rev 2.00 ==== | + | == Clock Speed Selector rev 2.00 == |
| 1-2 = 8 MHz, 3-4 = 4 MHz, 5-6 = 2 MHz, 7-8 = 1 MHz | 1-2 = 8 MHz, 3-4 = 4 MHz, 5-6 = 2 MHz, 7-8 = 1 MHz | ||
| Line 147: | Line 140: | ||
| P3. pin 1 = bottom, right edge of board and up 2 inches or near pin 21 of Propeller | P3. pin 1 = bottom, right edge of board and up 2 inches or near pin 21 of Propeller | ||
| - | ==== CPU 6809 rev 2.00 ==== | + | == CPU 6809 rev 2.00 == |
| JP2, grounds xtal pin, between 6809 and 6821 or near pin 39 of 6809 | JP2, grounds xtal pin, between 6809 and 6821 or near pin 39 of 6809 | ||
| - | ==== CPU selection rev 2.00 ==== | + | == CPU selection rev 2.00 == |
| XK1, 1-2 = 6809 or 3-4 = 6502 or 5-6 = 6502 alternate?, pin 1 = top, near pin 19 of Propeller | XK1, 1-2 = 6809 or 3-4 = 6502 or 5-6 = 6502 alternate?, pin 1 = top, near pin 19 of Propeller | ||
| Line 171: | Line 164: | ||
| XJ6, pin 1 = down, near pin 40 of 6502 | XJ6, pin 1 = down, near pin 40 of 6502 | ||
| - | ==== Flash/Eprom rev 2.00 ==== | + | == Flash/Eprom rev 2.00 == |
| 1-2 = Flash aka 29F040 or 2-3 = Eprom | 1-2 = Flash aka 29F040 or 2-3 = Eprom | ||
| Line 177: | Line 170: | ||
| K1, pin 1 = left, around pin 1 of flash socket | K1, pin 1 = left, around pin 1 of flash socket | ||
| - | ==== Interrupts rev 2.00 ==== | + | == Interrupts rev 2.00 == |
| I do not understand what this does. | I do not understand what this does. | ||
| Line 183: | Line 176: | ||
| JP10, pin 1 = down, shorts PD0 to B_/INT, right of pin 21 of 6502 | JP10, pin 1 = down, shorts PD0 to B_/INT, right of pin 21 of 6502 | ||
| - | ==== MMU rev 2.00 ==== | + | == MMU rev 2.00 == |
| P2, enables MMU?, pin 1 =bottom, right edge of board and up one inch or near pin 21 of Propeller | P2, enables MMU?, pin 1 =bottom, right edge of board and up one inch or near pin 21 of Propeller | ||
| Line 189: | Line 182: | ||
| K17, 1-2 = disable MMU on interrupt or 2-3 = clear MMU task reg on interrupt, near pin 18 of 6502 | K17, 1-2 = disable MMU on interrupt or 2-3 = clear MMU task reg on interrupt, near pin 18 of 6502 | ||
| - | ==== Parallel Port rev 2.00 ==== | + | == Parallel Port rev 2.00 == |
| K5, 1-2 grounds pin 25 of parport or 2-3 applies 5 volts to pin 25 of parport, above pin 1 of 6551 | K5, 1-2 grounds pin 25 of parport or 2-3 applies 5 volts to pin 25 of parport, above pin 1 of 6551 | ||
| Line 195: | Line 188: | ||
| JP3, grounds pin PD1 of the second 0xEDxx 6522, above pin 1 of the right or second 6522 | JP3, grounds pin PD1 of the second 0xEDxx 6522, above pin 1 of the right or second 6522 | ||
| - | ==== Propeller rev 2.00 ==== | + | == Propeller rev 2.00 == |
| JP5, 1-2 = serial bootloading or 2-3 = normal or prop plug bootloading, | JP5, 1-2 = serial bootloading or 2-3 = normal or prop plug bootloading, | ||
| - | ==== Propeller Serial RS232 rev 2.00 ==== | + | == Propeller Serial RS232 rev 2.00 == |
| JP9, shorts RTS and CTS, underneath pin 1 of right MAX232 | JP9, shorts RTS and CTS, underneath pin 1 of right MAX232 | ||
| Line 205: | Line 198: | ||
| JP8, shorts DTR and DSR, underneath pin 4 of right MAX232 | JP8, shorts DTR and DSR, underneath pin 4 of right MAX232 | ||
| - | ==== Reset rev 2.00 ==== | + | == Reset rev 2.00 == |
| JP15, 1-2 = default N8VEM style reset, 2-3 = Kontron style reset, right of pin 25 of 6502 | JP15, 1-2 = default N8VEM style reset, 2-3 = Kontron style reset, right of pin 25 of 6502 | ||
| - | ==== RTC rev 2.00 ==== | + | == RTC rev 2.00 == |
| JP1, short to connect RTC battery to ECB bus battery | JP1, short to connect RTC battery to ECB bus battery | ||
| - | ==== SDCard rev 2.00 ==== | + | == SDCard rev 2.00 == |
| See the PDF document "Dual SDcard I/O Board Configuration" | See the PDF document "Dual SDcard I/O Board Configuration" | ||
| Line 233: | Line 226: | ||
| For example, a FCI 10067847 aka Digikey 609-3956-1-ND would require pads CD2 and WP1, aka short 3-4 and 11-12, so that would mean short the second from the bottom jumper and the top jumper. | For example, a FCI 10067847 aka Digikey 609-3956-1-ND would require pads CD2 and WP1, aka short 3-4 and 11-12, so that would mean short the second from the bottom jumper and the top jumper. | ||
| - | ==== Timer rev 2.0 ==== | + | == Timer rev 2.0 == |
| I do not understand how this works | I do not understand how this works | ||
| Line 253: | Line 246: | ||
| ===== IC Selection Notes ===== | ===== IC Selection Notes ===== | ||
| - | Rockwell/ | + | Rockwell/ |
| - | As designed the board uses MAX232 level shifters which require 1 uF charge pump capacitors. | + | As designed the board uses MAX232 level shifters which require 1 uF charge pump capacitors. MAX232A can operate with 0.1 uF charge pump capacitors. If you want to install 0.1 uF caps instead of 1.0 uF caps, the ten caps to change are C44 C45 C46 C47 and C48 for the propeller serial port, and C90 C91 C94 C95 C96 for the ACIA serial port. |
| - | One example of a right angle ECB 96 pin connector which fits perfectly is the 650913-5 aka Digikey A29012-ND. | + | One example of a right angle ECB 96 pin connector which fits perfectly is the 650913-5 aka Digikey A29012-ND. Jameco 859430 are also reported to fit perfectly. |
| - | The specs for a speaker that fits perfectly are 12 mm dia, 6.5 mm aka 1/4 inch pin spacing. | + | The specs for a speaker that fits perfectly are 12 mm dia, 6.5 mm aka 1/4 inch pin spacing. One example of a speaker known to fit is Digikey 668-1098-ND. Note that buzzers are sold in the same physical package as this speaker, and a buzzer includes a little DC operated beep oscillator inside the package. On this board, the propeller chip generates the AC sound, its driven as a speaker not constant DC driven like a doorbell buzzer. So buy a speaker not a buzzer. |
| - | The 32K " | + | The 32K " |
| - | Need to include any notes here about logic series, which versions of ICs to use, etc. //Prototype builders please provide feedback.// | + | Need to include any notes here about logic series, which versions of ICs to use, etc. //Prototype builders please provide feedback.// |
| ====== Firmware/ | ====== Firmware/ | ||
| - | ===== 6502 CPU ===== | + | ===== 6502 CPU ===== |
| - | [[http://n8vem-sbc.pbworks.com/ | + | {{boards:sbc:6x0x-atx-6u:dos65-6x0x_colossus_-quickstart.zip|}} - A distribution of the DOS/65 operating system and associated Propeller firmware for the 6x0x-ATX/6U board configured with the 6502 CPU. Note that there are two versions of the Propeller firmware, " |
| - | [[http://n8vem-sbc.pbworks.com/ | + | {{boards:sbc: |
| ===== 6809 CPU ===== | ===== 6809 CPU ===== | ||
| - | [[http://n8vem-sbc.pbworks.com/ | + | {{boards:sbc:6x0x-atx-6u:6x0x_flex9_27072014.zip|}} - A distribution of the Flex9 operating system for the 6x0x-ATX/6U board configured with the 6809 CPU. (Updated July 27 2014) |
| ====== Modifications ====== | ====== Modifications ====== | ||
| Line 281: | Line 274: | ||
| ===== Required Modifications ===== | ===== Required Modifications ===== | ||
| - | There are not yet any required changes to the production rev. 2.00-013 PCBs. In the future if there are any required changes they will be documented here per board revision. | + | There are not yet any required changes to the production rev. 2.00-013 PCBs. In the future if there are any required changes they will be documented here per board revision. This section should only contain modifications that are required to correct defects in the functionality of the board as intended by its designers (Andrew L. and John C.). There are currently no known defects. |
| ===== Optional Modifications ===== | ===== Optional Modifications ===== | ||
| - | There are not yet any optional, user-designed improvements/ | + | There are not yet any optional, user-designed improvements/ |
| ====== PCB Revisions ====== | ====== PCB Revisions ====== | ||
| - | |Date |Revision Number |Revision Changelog | + | |Date |Revision Number |Revision Changelog | |
| - | |06/ | + | |06/20/2014 |2.00-013 |First run of production boards. Fabrication via PCBCART and distribution by Andrew Bingham; 65 boards in production run | |
| + | |||
| + | ====== File Listing ====== | ||
| + | |||
| + | {{filelist>: | ||
| - | ====== | ||
| + | \\ | ||
