[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: Potential typo in N8-2511 Schematic
Thanks Neil! I will correct the schematic.
Have a nice day!
Andrew Lynch
On Jul 30, 4:25 pm, nbreeden <nbre...@live.com> wrote:
> Yep, I meant IOBASE + 16. The comment in the schematic needs to be
> corrected.
> -Neil
>
> On Jul 30, 12:52 pm, John Coffman <john...@gmail.com> wrote:
>
>
>
>
>
>
>
> > On 07/30/2011 11:08 AM, nbreeden wrote:In documenting the I/O Port to various devices mappings I can across the following comment in the schematic: CS_FDC is IO Base + 12 CS_UTIL is IO Base + 28 0 is /DACK 1 is /LDCR 2 is /LDOR 3 is /DACK and TC In looking over the schematic I believe the correct offset for CS_UTIL is IO BASE + 15You mean IO_BASE + 16 don't you?
> > The outputs from U58 (LS138) are addressed by A4,A3,A2, putting them at intervals of 4.
> > /CS_PPI1 IO_BASE + 0
> > /CS_PPI2 IO_BASE + 4
> > /CS_RTC IO_BASE + 8
> > /CS_FDC IO_BASE + 12
> > /CS_UTIL IO_BASE + 16
> > /ACRCS IO_BASE + 20
> > /VDPCS IO_BASE + 24
> > /SNDCS IO_BASE + 28IO BASE + 28 is the PSG--John