



d0-d7 pull up/down to configure initialization wait can be set at power on. and AD6

24MHz clock to Z280 and CPLD. CPLD divided by 156 to get 9600 baud serial EEPROM to program DRAM

Do not use refresh counter in Z280. use CPLD counter