




# Z-80<sup>®</sup> SIO

## TECHNICAL MANUAL





PRICE \$7.50

03-3033-01

AUGUST 1978

Copyright © 1977 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

Z-80 SIO  
TECHNICAL MANUAL





---

# Z80-SIO Technical Manual

---

---

## Contents

---

---

<b>General Information</b> .....	1
Pin Description .....	2
<b>Architecture</b> .....	5
The Data Path .....	5
Functional Description .....	7
<b>Asynchronous Operation</b> .....	9
Asynchronous Transmit .....	9
Asynchronous Receive .....	10
<b>Synchronous Operation</b> .....	13
Synchronous Transmit .....	14
Synchronous Receive .....	17
<b>SDLC (HDLC) Operation</b> .....	21
SDLC Transmit .....	21
SDLC Receive .....	25
<b>Z80-SIO Programming</b> .....	29
Write Registers .....	29
Read Registers .....	34
<b>Applications</b> .....	59
<b>Timing</b> .....	41

---



# General Information

The Z80-SIO (Serial Input/Output) is a dual-channel multi-function peripheral component designed to satisfy a wide variety of serial data communications requirements in microcomputer systems. Its basic function is a serial-to-parallel, parallel-to-serial converter/controller, but—within that role—it is configurable by systems software so its “personality” can be optimized for a given serial data communications application.

The Z80-SIO is capable of handling asynchronous and synchronous byte-oriented protocols such as IBM Bisync, and synchronous bit-oriented protocols such as

HDLC and IBM SDLC. This versatile device can also be used to support virtually any other serial protocol for applications other than data communications (cassette or floppy disk interfaces, for example).

The Z80-SIO can generate and check CRC codes in any synchronous mode and can be programmed to check data integrity in various modes. The device also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.


## STRUCTURE

- N-channel silicon-gate depletion-load technology
- 40-pin DIP
- Single 5 V power supply
- Single-phase 5 V clock
- All inputs and outputs TTL compatible

## FEATURES

- Two independent full-duplex channels
- Data rates in synchronous or isosynchronous modes:

- 0-550K bits/second with 2.5 MHz system clock rate
- 0-880K bits/second with 4.0 MHz system clock rate
- Receiver data registers quadruply buffered; transmitter doubly buffered.
- Asynchronous features:
  - 5, 6, 7 or 8 bits/character
  - 1, 1½ or 2 stop bits
  - Even, odd or no parity
  - ×1, ×16, ×32 and ×64 clock modes
  - Break generation and detection
  - Parity, overrun and framing error detection



Z80-SIO BLOCK DIAGRAM



- Binary synchronous features:
  - Internal or external character synchronization
  - One or two sync characters in separate registers
  - Automatic sync character insertion
  - CRC generation and checking
- HDLC and IBM SDLC features:
  - Abort sequence generation and detection
  - Automatic zero insertion and deletion
  - Automatic flag insertion between messages
  - Address field recognition
  - I-field residue handling
  - Valid receive messages protected from overrun
  - CRC generation and checking
- Separate modem control inputs and outputs for both channels
- CRC-16 or CRC-CCITT block check
- Daisy-chain priority interrupt logic provides automatic interrupt vectoring without external logic
- Modem status can be monitored

## Pin Description

**D<sub>0</sub>-D<sub>7</sub>.** *System Data Bus* (bidirectional, 3-state). The system data bus transfers data and commands between the CPU and the Z80-SIO. D<sub>0</sub> is the least significant bit.

**B/ $\bar{A}$ .** *Channel A Or B Select* (input, High selects Channel B). This input defines which channel is accessed

during a data transfer between the CPU and the Z80-SIO. Address bit A<sub>0</sub> from the CPU is often used for the selection function.

**C/ $\bar{D}$ .** *Control Or Data Select* (input, High selects Control). This input defines the type of information transfer performed between the CPU and the Z80-SIO. A High at this input during a CPU write to the Z80-SIO causes the information on the data bus to be interpreted as a command for the channel selected by B/ $\bar{A}$ . A Low at C/ $\bar{D}$  means that the information on the data bus is data. Address bit A<sub>1</sub> is often used for this function.

**$\overline{CE}$ .** *Chip Enable* (input, active Low). A Low level at this input enables the Z80-SIO to accept command or data inputs from the CPU during a write cycle, or to transmit data to the CPU during a read cycle.

$\phi$ . *System Clock* (input). The Z80-SIO uses the standard Z80A System Clock to synchronize internal signals. This is a single-phase clock.

**$\overline{M1}$ .** *Machine Cycle One* (input from Z80-CPU, active Low). When  $\overline{M1}$  is active and  $\overline{RD}$  is also active, the Z80-CPU is fetching an instruction from memory; when  $\overline{M1}$  is active while  $\overline{IORQ}$  is active, the Z80-SIO accepts  $\overline{M1}$  and  $\overline{IORQ}$  as an interrupt acknowledge if the Z80-SIO is the highest priority device that has interrupted the Z80-CPU.

**$\overline{IORQ}$ .** *Input/Output Request* (input from CPU, active Low).  $\overline{IORQ}$  is used in conjunction with B/ $\bar{A}$ , C/ $\bar{D}$ ,  $\overline{CE}$  and  $\overline{RD}$  to transfer commands and data between the CPU and the Z80-SIO. When  $\overline{CE}$ ,  $\overline{RD}$  and  $\overline{IORQ}$  are all active,




Figure 1. Z80-SIO/0 Pin Configuration

the channel selected by  $B/\bar{A}$  transfers data to the CPU (a read operation). When  $\overline{CE}$  and  $\overline{IORQ}$  are active, but  $\overline{RD}$  is inactive, the channel selected by  $B/\bar{A}$  is written to by the CPU with either data or control information as specified by  $C/\bar{D}$ . As mentioned previously, if  $\overline{IORQ}$  and  $\overline{M1}$  are active simultaneously, the CPU is acknowledging an interrupt and the Z80-SIO automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

**$\overline{RD}$ .** *Read Cycle Status.* (input from CPU, active Low). If  $\overline{RD}$  is active, a memory or I/O read operation is in progress.  $\overline{RD}$  is used with  $B/\bar{A}$ ,  $\overline{CE}$  and  $\overline{IORQ}$  to transfer data from the Z80-SIO to the CPU.

**$\overline{RESET}$ .** *Reset* (input, active Low). A Low  $\overline{RESET}$  disables both receivers and transmitters, forces  $T_{xDA}$  and  $T_{xDB}$  marking, forces the modem controls High and disables all interrupts. The control registers must be rewritten after the Z80-SIO is reset and before data is transmitted or received.

**$IEI$ .** *Interrupt Enable In* (input, active High). This signal is used with  $IEO$  to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

**$IEO$ .** *Interrupt Enable Out* (output, active High).  $IEO$  is High only if  $IEI$  is High and the CPU is not servicing an interrupt from this Z80-SIO. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

**$\overline{INT}$ .** *Interrupt Request* (output, open drain, active

Low). When the Z80-SIO is requesting an interrupt, it pulls  $\overline{INT}$  Low.

**$\overline{W/RDYA}$ ,  $\overline{W/RDYB}$ .** *Wait/Ready A, Wait/Ready B* (outputs, open drain when programmed for Wait function, driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the Z80-SIO data rate. The reset state is open drain.

**$\overline{CTSA}$ ,  $\overline{CTSB}$ .** *Clear To Send* (inputs, active Low). When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-risetime inputs. The Z80-SIO detects pulses on these inputs and interrupts the CPU on both logic level transitions. The Schmitt-trigger inputs do not guarantee a specified noise-level margin.

**$\overline{DCDA}$ ,  $\overline{DCDB}$ .** *Data Carrier Detect* (inputs, active Low). These signals are similar to the CTS inputs, except they can be used as receiver enables.

**$RxDA$ ,  $RxDB$ .** *Receive Data* (inputs, active High).

**$TxDA$ ,  $TxDB$ .** *Transmit Data* (outputs, active High).

**$\overline{RxCA}$ ,  $\overline{RxCB}$ .** \* *Receiver Clocks* (inputs). See the following section on bonding options. The Receive Clocks may be 1, 16, 32 or 64 times the data rate in asynchronous modes. Receive data is sampled on the rising edge of  $\overline{RxC}$ .

\*See footnote on next page.




Figure 2. Z80-SIO/1 Pin Configuration

**$\overline{\text{TxCA}}$ ,  $\overline{\text{TxCB}}$ .** \* *Transmitter Clocks* (inputs). See section on bonding options. In asynchronous modes, the Transmitter clocks may be 1, 16, 32 or 64 times the data rate. The multiplier for the transmitter and the receiver must be the same. Both the  $\overline{\text{TxC}}$  and  $\overline{\text{RxC}}$  inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise margin is specified).  $\text{TxD}$  changes on the falling edge of  $\overline{\text{TxC}}$ .

**$\overline{\text{RTSA}}$ ,  $\overline{\text{RTSB}}$ .** *Request To Send* (outputs, active Low). When the RTS bit is set, the RTS output goes Low. When the RTS bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the  $\overline{\text{RTS}}$  pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

**$\overline{\text{DTRA}}$ ,  $\overline{\text{DTRB}}$ .** *Data Terminal Ready* (outputs, active Low). See note on bonding options. These outputs follow the state programmed into the DTR bit. They can also be programmed as general-purpose outputs.

**$\overline{\text{SYNC A}}$ ,  $\overline{\text{SYNC B}}$ .** *Synchronization* (inputs/outputs, active Low). These pins can act either as inputs or outputs. In the Asynchronous Receive mode, they are inputs similar to  $\overline{\text{CTS}}$  and  $\overline{\text{DCD}}$ . In this mode, the transitions on these lines affect the state of the Sync/Hunt status bits in  $\text{RR0}$ . In the External Sync mode, these lines also act as inputs. When external synchronization is achieved,  $\overline{\text{SYNC}}$  must be driven Low on the second rising edge of  $\overline{\text{RxC}}$  after that rising edge of  $\overline{\text{RxC}}$  on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the  $\overline{\text{SYNC}}$  input. Once  $\overline{\text{SYNC}}$  is forced Low, it is wise

to keep it Low until the CPU informs the external sync logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of  $\overline{\text{RxC}}$  that immediately precedes the falling edge of  $\overline{\text{SYNC}}$  in the External Sync mode.

In the Internal Synchronization mode (Monosync and Bisync), these pins act as outputs that are active during the part of the receive clock ( $\overline{\text{RxC}}$ ) cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.

## BONDING OPTIONS

The constraints of a 40-pin package make it impossible to bring out the Receive Clock, Transmit Clock, Data Terminal Ready and Sync signals for both channels. Therefore, Channel B must sacrifice a signal or have two signals bonded together. Since user requirements vary, three bondings options are offered:

- Z80-SIO/0 has all four signals, but  $\overline{\text{TxCB}}$  and  $\overline{\text{RxCB}}$  are bonded together (Fig. 1).
- Z80-SIO/1 sacrifices  $\overline{\text{DTRB}}$  and keeps  $\overline{\text{TxCB}}$ ,  $\overline{\text{RxCB}}$  and  $\overline{\text{SYNCB}}$  (Fig. 2).
- Z80-SIO/2 sacrifices  $\overline{\text{SYNCB}}$  and keeps  $\overline{\text{TxCB}}$ ,  $\overline{\text{RxCB}}$  and  $\overline{\text{DTRB}}$  (Fig. 3).




Figure 3. Z80-SIO/2 Pin Configuration

\*These clocks may be directly driven by the Z80-CTC (Counter Timer Circuit) for fully programmable baud rate generation.



# Architecture

The device internal structure includes a Z80-CPU interface, internal control and interrupt logic, and two full-duplex channels. Associated with each channel are read and write registers, and discrete control and status logic that provides the interface to modems or other external devices.

The read and write register group includes five 8-bit control registers, two sync-character registers and two status registers. The interrupt vector is written into an additional 8-bit register (Write Register 2) in Channel B that may be read through Read Register 2 in Channel B. The registers for both channels are designated in the text as follows:

- WR0-WR7 — Write Registers 0 through 7
- RR0-RR2 — Read Registers 0 through 2

The bit assignment and functional grouping of each register is configured to simplify and organize the programming process. Table 1 illustrates the functions assigned to each read or write register.

WR0	Register pointers, CRC initialize, initialization commands for the various modes, etc.
WR1	Transmit/Receive interrupt and data transfer mode definition.
WR2	Interrupt vector (Channel B only)
WR3	Receive parameters and controls
WR4	Transmit/Receive miscellaneous parameters and modes
WR5	Transmit parameters and controls
WR6	Sync character or SDLC address field
WR7	Sync character or SDLC flag
<b>(a) Write Register Functions</b>	
RR0	Transmit/Receive buffer status, interrupt status and external status
RR1	Special Receive Condition status
RR2	Modified interrupt vector (Channel B only)
<b>(b) Read Register Functions</b>	

**Table 1. Functional Assignments of Read and Write Registers**

The logic for both channels provides formats, synchronization and validation for data transferred to and from the channel interface. The modem control inputs Clear to Send (CTS) and Data Carrier Detect (DCD) are monitored by the discrete control logic under program

control. All the modem control signals are general purpose in nature and can be used for functions other than modem control.

For automatic interrupt vectoring, the interrupt control logic determines which channel and which device within the channel has the highest priority. Priority is fixed with Channel A assigned a higher priority than Channel B; Receive, Transmit and External/ Status interrupts are prioritized in that order within each channel.

## Data Path

The transmit and receive data path for each channel is shown in Figure 4. The receiver has three 8-bit buffer registers in a FIFO arrangement (to provide a 3-byte delay) in addition to the 8-bit receive shift register. This arrangement creates additional time for the CPU to service an interrupt at the beginning of a block of high-speed data. The receive error FIFO stores parity and framing errors and other types of status information for each of the three bytes in the receive data FIFO.

Incoming data is routed through one of several paths depending on the mode and character length. In the Asynchronous mode, serial data is entered in the 3-bit buffer if it has a character length of seven or eight bits, or is entered in the 8-bit receive shift register if it has a length of five or six bits.

In the Synchronous mode, however, the data path is determined by the phase of the receive process currently in operation. A Synchronous Receive operation begins with the receiver in the Hunt phase, during which the receiver searches the incoming data stream for a bit pattern that matches the preprogrammed sync characters (or flags in the SDLC mode). If the device is programmed for Monosync Hunt, a match is made with a single sync character stored in WR7. In Bisync Hunt, a match is made with dual sync characters stored in WR6 and WR7.

In either case the incoming data passes through the receive sync register, and is compared against the programmed sync character in WR6 or WR7. In the Monosync mode, a match between the sync character programmed into WR7 and the character assembled in the receive sync register establishes synchronization.

In the Bisync mode, however, incoming data is shifted to the receive shift register while the next eight bits of the message are assembled in the receive sync register. The match between the assembled character in the receive sync registers with the programmed sync character in WR6 and WR7 establishes synchronization. Once synchronization is established, incoming data by-




Figure 4. Transmit and Receive Data Path

passes the receive sync register and directly enters the 3-bit buffer.

In the SDLC mode, incoming data first passes through the receive sync register, which continuously monitors the receive data stream and performs zero deletion when indicated. Upon receiving five contiguous 1's, the sixth bit is inspected. If the sixth bit is a 0, it is deleted from the data stream. If the sixth bit is a 1, the seventh bit is inspected. If that bit is a 0, a Flag sequence has been received; if it is a 1, an Abort sequence has been received.

The reformatted data enters the 3-bit buffer and is transferred to the receive shift register. Note that the SDLC receive operation also begins in the Hunt phase, during which the Z80-SIO tries to match the assembled character in the receive shift register with the flag pattern in WR7. Once the first flag character is recognized, all subsequent data is routed through the same path, regardless of character length.

Although the same CRC checker is used for both SDLC and synchronous data, the data path taken for each mode is different. In Bisync protocol, a byte-oriented operation requires that the CPU decide to include the data character in CRC. To allow the CPU ample time to make this decision, the Z80-SIO provides an 8-bit delay for synchronous data. In the SDLC mode, no delay is provided since the Z80-SIO contains logic that determines the bytes on which CRC is calculated.

The transmitter has an 8-bit transmit data register that is loaded from the internal data bus and a 20-bit transmit shift register that can be loaded from WR6, WR7 and the transmit data register. WR6 and WR7 contain sync characters in the Monosync or Bisync modes, or address field (one character long) and flag respectively in the SDLC mode. During Synchronous modes, information contained in WR6 and WR7 is loaded into the transmit shift register at the beginning of the message and, as a time filler, in the middle of the message if a Transmit Underrun condition occurs. In the SDLC mode, the flags are loaded into the transmit shift register at the beginning and end of message.

Asynchronous data in the transmit shift register is formatted with start and stop bits and is shifted out to the transmit multiplexer at the selected clock rate. Synchronous (Monosync or Bisync) data is shifted out to the transmit multiplexer and also to the CRC generator at the  $\times 1$  clock rate.

SDLC/HDLC data is shifted out through the zero insertion logic, which is disabled while the flags are being sent. For all other fields (address, control and frame check) a 0 is inserted following five contiguous 1's in the data stream. The CRC generator result for SDLC data is also routed through the zero insertion logic.

---

## Functional Description

---

The functional capabilities of the Z80-SIO can be described from two different points of view: as a data communications device, it transmits and receives serial data, and meets the requirements of various data communications protocols; as a Z80 family peripheral, it interacts with the Z80-CPU and other Z80 peripheral circuits, and shares their data, address and control busses, as well as being a part of the Z80 interrupt structure. As a peripheral to other microprocessors, the Z80-SIO offers valuable features such as non-vectorized interrupts, polling and simple handshake capabilities.

The first part of the following functional description describes the interaction between the CPU and Z80-SIO; the second part introduces its data communications capabilities.

### I/O CAPABILITIES

The Z80-SIO offers the choice of Polling, Interrupt (vectorized or non-vectorized) and Block Transfer modes to transfer data, status and control information to and from the CPU. The Block Transfer mode can be implemented under CPU or DMA control.

**Polling.** The Polled mode avoids interrupts. Status registers RR0 and RR1 are updated at appropriate times for each function being performed (for example, CRC Error status valid at the end of the message). All the interrupt modes of the Z80-SIO must be disabled to operate the device in a polled environment.

While in its Polling sequence, the CPU examines the status contained in RR0 for each channel; the RR0 status bits serve as an acknowledge to the Poll inquiry. The two RR0 status bits D<sub>0</sub> and D<sub>2</sub> indicate that a receive or transmit data transfer is needed. The status also indicates Error or other special status conditions (see "Z80-SIO Programming"). The Special Receive Condition status contained in RR1 does not have to be read in a Polling sequence because the status bits in RR1 are accompanied by a Receive Character Available status in RR0.

**Interrupts.** The Z80-SIO offers an elaborate interrupt scheme to provide fast interrupt response in real-time applications. As mentioned earlier, Channel B registers WR2 and RR2 contain the interrupt vector that points to an interrupt service routine in the memory. To service operations in both channels and to eliminate the necessity of writing a status analysis routine, the Z80-SIO can modify the interrupt vector in RR2 so it points directly to one of eight interrupt service routines. This is done under program control by setting a program bit (WR1, D<sub>2</sub>) in Channel B called "Status Affects Vector." When this bit is set, the interrupt vector in WR2 is modified according to the assigned priority of the various interrupting conditions. The table in the Write Register 1 description (Z80-SIO Programming section) shows the modification details.

Transmit interrupts, Receive interrupts and External/Status interrupts are the main sources of interrupts (Figure 5). Each interrupt source is enabled under program control with Channel A having a higher priority than Channel B, and with Receiver, Transmit and External/Status interrupts prioritized in that order within each channel. When the Transmit interrupt is enabled, the CPU is interrupted by the transmit buffer *becoming* empty. (This implies that the transmitter must have had a data character written into it so it can become empty.) When enabled, the receiver can interrupt the CPU in one of three ways:

- Interrupt on first receive character
- Interrupt on all receive characters
- Interrupt on a Special Receive condition

Interrupt On First Character is typically used with the Block Transfer mode. Interrupt On All Receive Characters has the option of modifying the interrupt vector in the event of a parity error. The Special Receive Condition interrupt can occur on a character or message basis (End Of Frame interrupt in SDLC, for example). The Special Receive condition can cause an interrupt only if the Interrupt On First Receive Character or Interrupt On All Receive Characters mode is selected. In Interrupt On First Receive Character, an interrupt can occur from Special Receive conditions (except Parity Error) after the first receive character interrupt (example: Receive Overrun interrupt).

The main function of the External/Status interrupt is to monitor the signal transitions of the CTS, DCD and SYNC pins; however, an External/Status interrupt is also caused by a Transmit Underrun condition or by the detection of a Break (Asynchronous mode) or Abort (SDLC mode) sequence in the data stream. The interrupt caused by the Break/Abort sequence has a special feature that allows the Z80-SIO to interrupt when the Break/Abort sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the Break/Abort condition in external logic.



**CPU/DMA Block Transfer.** The Z80-SIO provides a Block Transfer mode to accommodate CPU block transfer functions and DMA controllers (Z80-DMA or other designs). The Block Transfer mode uses the WAIT/READY output in conjunction with the Wait/Ready bits of Write Register 1. The WAIT/READY output can be defined under software control as a WAIT line in the CPU Block Transfer mode or as a READY line in the DMA Block Transfer mode.

To a DMA controller, the Z80-SIO READY output indicates that the Z80-SIO is ready to transfer data to or from memory. To the CPU, the WAIT output indicates that the Z80-SIO is not ready to transfer data, thereby requesting the CPU to extend the I/O cycle. The programming of bits 5, 6 and 7 of Write Register 1 and the logic states of the WAIT/READY line are defined in the

Write Register 1 description (Z80-SIO Programming section.)

### DATA COMMUNICATIONS CAPABILITIES

In addition to the I/O capabilities previously discussed, the Z80-SIO provides two independent full-duplex channels as well as Asynchronous, Synchronous and SDLC (HDLC) operational modes. These modes facilitate the implementation of commonly used data communications protocols.

The specific features of these modes are described in the following sections. To preserve the independence and completeness of each section, some information common to all modes is repeated.




Figure 5. Interrupt Structure

# Asynchronous Operation

To receive or transmit data in the Asynchronous mode, the Z80-SIO must be initialized with the following parameters: character length, clock rate, number of stop bits, even or odd parity, interrupt mode, and receiver or transmitter enable. The parameters are loaded into the appropriate write registers by the system program. WR4 parameters must be issued before WR1, WR3 and WR5 parameters or commands.

If the data is transmitted over a modem or RS232C interface, the REQUEST TO SEND (RTS) and DATA TERMINAL READY (DTR) outputs must be set along with the Transmit Enable bit. Transmission cannot begin until the Transmit Enable bit is set.

The Auto Enables feature allows the programmer to send the first data character of the message to the Z80-SIO without waiting for CTS. If the Auto Enables bit is set, the Z80-SIO will wait for the CTS pin to go Low before it begins data transmission. CTS, DCD and SYNC are general-purpose I/O lines that may be used for functions other than their labeled purposes. If CTS is used for another purpose, the Auto Enables Bit must be programmed to 0.

Figure 6 illustrates asynchronous message formats; Table 2 shows WR3, WR4 and WR5 with bits set to indicate the applicable modes, parameters and commands in asynchronous modes. WR2 (Channel B only) stores the interrupt vector; WR1 defines the interrupt modes and data transfer modes. WR6 and WR7 are not used in asynchronous modes. Table 3 shows the typical program steps that implement a full-duplex receive/transmit operation in either channel.

## Asynchronous Transmit

The Transmit Data output (TXD) is held marking (High) when the transmitter has no data to send. Under program control, the Send Break (WR5, D4) command can be issued to hold TXD spacing (Low) until the command is cleared.

The Z80-SIO automatically adds the start bit, the programmed parity bit (odd, even or no parity) and the programmed number of stop bits to the data character to be transmitted. When the character length is six or seven bits, the unused bits are automatically ignored by the Z80-SIO. If the character length is five bits or less, refer to the table in the Write Register 5 description (Z80-SIO Programming section) for the data format.

Serial data is shifted from TXD at a rate equal to 1, 1/16th, 1/32nd or 1/64th of the clock rate supplied to the Transmit Clock input (TxC). Serial data is shifted out on the falling edge of (TxC).

If set, the External/Status Interrupt mode monitors the status of DCD, CTS and SYNC throughout the transmission of the message. If these inputs change for a period of time greater than the minimum specified pulse width, the interrupt is generated. In a transmit operation, this feature is used to monitor the modem control signal CTS.




Figure 6. Asynchronous Message Format

## Asynchronous Receive

An Asynchronous Receive operation begins when the Receive Enable bit is set. If the Auto Enables option is selected,  $\overline{DCD}$  must be Low as well. A Low (spacing) condition on the Receive Data input (RxD) indicates a start bit. If this Low persists for at least one-half of a bit time, the start bit is assumed to be valid and the data input is then sampled at mid-bit time until the entire character is assembled. This method of detecting a start bit improves error rejection when noise spikes exist on an otherwise marking line.

If the  $\times 1$  clock mode is selected, bit synchronization must be accomplished externally. Receive data is sampled on the rising edge of RxC. The receiver inserts 1's when a character length of other than eight bits is used. If parity is enabled, the parity bit is not stripped from the assembled character for character lengths other than eight bits. For lengths other than eight bits, the receiver assembles a character length of the required number of data bits, plus a parity bit and 1's for any unused bits. For example, the receiver assembles a 5-bit character with the following format: 11 P D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>.

Since the receiver is buffered by three 8-bit registers in addition to the receive shift register, the CPU has enough time to service an interrupt and to accept the data character assembled by the Z80-SIO. The receiver also has three buffers that store error flags for each data character in the receive buffer. These error flags are loaded at the same time as the data characters.

After a character is received, it is checked for the following error conditions:

- When parity is enabled, the Parity Error bit (RR1, D<sub>4</sub>) is set whenever the parity bit of the character does not match with the programmed parity. Once this bit is set, it remains set until the Error Reset Command (WR0) is given.
- The Framing Error bit (RR1, D<sub>6</sub>) is set if the character is assembled without any stop bits (that is, a Low level detected for a stop bit). Unlike the Parity Error bit, this bit is set (and not latched) only for the character on which it occurred. Detection of framing error adds an additional one-half of a bit time to the character time so the framing error is not interpreted as a new start bit.
- If the CPU fails to read a data character while more than three characters have been received, the Receive Overrun bit (RR1, D<sub>5</sub>) is set. When this occurs, the fourth character assembled replaces the third character in the receive buffers. With this arrangement, only the character that has been written over is flagged with the Receive Overrun Error bit. Like Parity Error, this bit can only be reset by the Error Reset command from the CPU. Both the Framing Error and Receive Overrun Error cause an interrupt with the interrupt vector indicating a Special Receive condition (if Status Affects Vector is selected).

Since the Parity Error and Receive Overrun Error flags are latched, the error status that is read reflects an error in the current word in the receive buffer plus any Parity or Overrun Errors received since the last Error Reset command. To keep correspondence between the state of the error buffers and the contents of the receive data buffers, the error status register must be read before the data. This is easily accomplished if vectored

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
WR3	00	Rx 5 BITS CHAR						
	10	Rx 6 BITS CHAR	AUTO	0	0	0	0	Rx
	01	Rx 7 BITS CHAR	ENABLES					ENABLE
	11	Rx 8 BITS CHAR						
WR4	00	1 CLOCK MODE			00	NOT USED		
	01	16 CLOCK MODE		0	01	1 STOP BIT CHAR	EVEN ODD	PARITY
	10	32 CLOCK MODE	0		10	1½ STOP BITS CHAR	PARITY	ENABLE
	11	64 CLOCK MODE			11	2 STOP BITS CHAR		
WR5								
	DTR	00	Tx 5 BITS (OR LESS) CHAR	SEND	Tx			
		10	Tx 6 BITS CHAR	BREAK	ENABLE	0	RTS	0
		01	Tx 7 BITS CHAR					
		11	Tx 8 BITS CHAR					

Table 2. Contents of Write Registers 3, 4 and 5 in Asynchronous Modes

FUNCTION	TYPICAL PROGRAM STEPS	COMMENTS
INITIALIZE	REGISTER: INFORMATION LOADED:	
	WR0 CHANNEL RESET	Reset SIO
	WR0 POINTER 2	
	WR2 INTERRUPT VECTOR	Channel B only
	WR0 POINTER 4, RESET EXTERNAL STATUS INTERRUPT	
	WR4 ASYNCHRONOUS MODE, PARITY INFORMATION, STOP BITS INFORMATION, CLOCK RATE INFORMATION	Issue parameters
	WR0 POINTER 3	
	WR3 RECEIVE ENABLE, AUTO ENABLES, RECEIVE CHARACTER LENGTH	
	WR0 POINTER 5	
	WR5 REQUEST TO SEND, TRANSMIT ENABLE, TRANSMIT CHARACTER LENGTH, DATA TERMINAL READY	Receive and Transmit both fully initialized. Auto Enables will enable Transmitter if $\overline{CTS}$ is active and Receiver if $\overline{DCD}$ is active.
WR0 POINTER 1, RESET EXTERNAL STATUS INTERRUPT		
WR1 TRANSMIT INTERRUPT ENABLE, STATUS AFFECTS VECTOR, INTERRUPT ON ALL RECEIVE CHARACTERS, DISABLE WAIT READY FUNCTION, EXTERNAL INTERRUPT ENABLE	Transmit Receive interrupt mode selected. External Interrupt monitors the status of the $\overline{CTS}$ , $\overline{DCD}$ and $\overline{SYNC}$ inputs and detects the Break sequence. Status Affects Vector in Channel B only.	
TRANSFER FIRST DATA BYTE TO SIO	This data byte must be transferred or no transmit interrupts will occur.	
IDLE MODE	EXECUTE HALT INSTRUCTION OR SOME OTHER PROGRAM	Program is waiting for an interrupt from the SIO.
DATA TRANSFER AND ERROR MONITORING	Z80 INTERRUPT ACKNOWLEDGE CYCLE TRANSFERS RR2 TO CPU	When the interrupt occurs, the interrupt vector is modified by: 1. Receive Character Available; 2. Transmit Buffer Empty; 3. External/Status change; and 4. Special Receive condition.
	IF A CHARACTER IS RECEIVED: <ul style="list-style-type: none"> <li>TRANSFER DATA CHARACTER TO CPU</li> <li>UPDATE POINTERS AND PARAMETERS</li> <li>RETURN FROM INTERRUPT</li> </ul>	
	IF TRANSMITTER BUFFER IS EMPTY: <ul style="list-style-type: none"> <li>TRANSFER DATA CHARACTER TO SIO</li> <li>UPDATE POINTERS AND PARAMETERS</li> <li>RETURN FROM INTERRUPT</li> </ul>	Program control is transferred to one of the eight interrupt service routines.
	IF EXTERNAL STATUS CHANGES: <ul style="list-style-type: none"> <li>TRANSFER RR0 TO CPU</li> <li>PERFORM ERROR ROUTINES (INCLUDE BREAK DETECTION)</li> <li>RETURN FROM INTERRUPT</li> </ul>	If used with processors other than the Z80, the modified interrupt vector (RR2) should be returned to the CPU in the Interrupt Acknowledge sequence.
	IF SPECIAL RECEIVE CONDITION OCCURS: <ul style="list-style-type: none"> <li>TRANSFER RR1 TO CPU</li> <li>DO SPECIAL ERROR (E.G. FRAMING ERROR) ROUTINE</li> <li>RETURN FROM INTERRUPT</li> </ul>	
TERMINATION	REDEFINE RECEIVE TRANSMIT INTERRUPT MODES	When transmit or receive data transfer is complete.
	DISABLE TRANSMIT RECEIVE MODES	
	UPDATE MODEM CONTROL OUTPUTS (E.G. RTS OFF)	In Transmit, the All Sent status bit indicates transmission is complete.

Table 3. Asynchronous Mode

interrupts are used, because a special interrupt vector is generated for these conditions.

While the External/Status interrupt is enabled, break detection causes an interrupt and the Break Detected status bit (RR0, D7) is set. The Break Detected interrupt should be handled by issuing the Reset External/Status Interrupt command to the Z80-SIO in response to the first Break Detected interrupt that has a Break status of 1 (RR0, D7). The Z80-SIO monitors the Receive Data input and waits for the Break sequence to terminate, at which point the Z80-SIO interrupts the CPU with the Break status set to 0. The CPU must again issue the Reset External/Status Interrupt command in its interrupt service routine to reinitialize the break detection logic.

The External/Status interrupt also monitors the status of  $\overline{\text{DCD}}$ . If the  $\overline{\text{DCD}}$  pin becomes inactive for a period greater than the minimum specified pulse width, an interrupt is generated with the DCD status bit (RR0, D3) set to 1. Note that the  $\overline{\text{DCD}}$  input is inverted in the RR0 status register.

If the status is read after the data, the error data for the next word is also included if it has been stacked in the buffer. If operations are performed rapidly enough so the next character is not yet received, the status regis-

ter remains valid. An exception occurs when the Interrupt On First Character Only mode is selected. A special interrupt in this mode holds the error data and the character itself (even if read from the buffer) until the Error Reset command is issued. This prevents further data from becoming available in the receiver until the Reset command is issued, and allows CPU intervention on the character with the error even if DMA or block transfer techniques are being used.

If Interrupt On Every Character is selected, the interrupt vector is different if there is an error status in RR1. If a Receiver Overrun occurs, the most recent character received is loaded into the buffer; the character preceding it is lost. When the character that has been written over the other characters is read, the Receive Overrun bit is set and the Special Receive Condition vector is returned if Status Affects Vector is enabled.

In a polled environment, the Receive Character Available bit (RR0, D0) must be monitored so the Z80-CPU can know when to read a character. This bit is automatically reset when the receive buffers are read. To prevent overwriting data in polled operations, the transmit buffer status must be checked before writing into the transmitter. The Transmit Buffer Empty bit is set to 1 whenever the transmit buffer is empty.

# Synchronous Operation

Before describing synchronous transmission and reception, the three types of character synchronization—Monosync, Bisync and External Sync—require some explanation. These modes use the  $\times 1$  clock for both Transmit and Receive operations. Data is sampled on the rising edge of the Receive Clock input ( $\overline{RxC}$ ). Transmitter data transitions occur on the falling edge of the Transmit Clock input ( $\overline{TxC}$ ).

The differences between Monosync, Bisync and External Sync are in the manner in which initial character synchronization is achieved. The mode of operation must be selected before sync characters are loaded, because the registers are used differently in the various modes. Figure 7 shows the formats for all three of these synchronous modes.

**Monosync.** In a Receive operation, matching a single sync character (8-bit sync mode) with the programmed sync character stored in WR7 implies character synchronization and enables data transfer.

**Bisync.** Matching two contiguous sync characters (16-bit sync mode) with the programmed sync characters stored in WR6 and WR7 implies character synchronization. In both the Monosync and Bisync modes, SYNC is used as an output, and is active for the part of the receive clock that detects the sync character.

**External Sync.** In this mode, character synchronization is established externally;  $\overline{SYNC}$  is an input that indicates external character synchronization has been achieved. After the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the  $\overline{SYNC}$  input. The SYNC input must be held Low until character synchronization is lost. Character assembly begins on the rising edge of  $\overline{RxC}$  that precedes the falling edge of  $\overline{SYNC}$ .

In all cases after a reset, the receiver is in the Hunt phase, during which the Z80-SIO looks for character synchronization. The hunt can begin only when the receiver is enabled, and data transfer can begin only when character synchronization has been achieved. If character synchronization is lost, the Hunt phase can be re-entered by writing a control word with the Enter Hunt Phase bit set (WR3, D4). In the Transmit mode, the transmitter always sends the programmed number of sync bits (8 or 16). In the Monosync mode, the transmitter transmits from WR6; the receiver compares against WR7.

In the Monosync, Bisync and External Sync modes, assembly of received data continues until the Z80-SIO is reset, or until the receiver is disabled (by command or by DCD in the Auto Enables mode), or until the CPU sets the Enter Hunt Phase bit.




Figure 7. Synchronous Formats

After initial synchronization has been achieved, the operation of the Monosync, Bisync and External Sync modes is quite similar. Any differences are specified in the following text.

Table 4 shows how WR3, WR4 and WR5 are used in synchronous receive and transmit operations. WR0 points to other registers and issues various commands, WR1 defines the interrupt modes, WR2 stores the interrupt vector, and WR6 and WR7 store sync characters. Table 5 illustrates the typical program steps that implement a half-duplex Bisync transmit operation.

## Synchronous Transmit

### INITIALIZATION

The system program must initialize the transmitter with the following parameters: odd or even parity,  $\times 1$  clock mode, 8- or 16-bit sync character(s), CRC polynomial, Transmitter Enables, Request To Send, Data Terminal Ready, interrupt modes and transmit character length. WR4 parameters must be issued before WR1, WR3, WR5, WR6 and WR7 parameters or commands.

One of two polynomials—CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ ) or SDLC ( $X^{16} + X^{12} + X^5 + 1$ )—may be used with synchronous modes. In either case (SDLC mode not selected), the CRC generator and checker are reset to all 0's. In the transmit initialization process, the CRC generator is initialized by setting the Reset Transmit CRC Generator command bits (WR0). Both the transmitter and the receiver use the same polynomial.

Transmit Interrupt Enable or Wait/Ready Enable

can be selected to transfer the data. The External/Status interrupt mode is used to monitor the status of the CLEAR TO SEND input as well as the Transmit Under-run/EOM latch. Optionally, the Auto Enables feature can be used to enable the transmitter when CTS is active. The first data transfer to the Z80-SIO can begin when the External/Status interrupt occurs (CTS status bit set) or immediately following the Transmit Enable command (if the Auto Enables modes is set).

Transmit data is held marking after reset or if the transmitter is not enabled. Break may be programmed to generate a spacing line that begins as soon as the Send Break bit is set. With the transmitter fully initialized and enabled, the default condition is continuous transmission of the 8- or 16-bit sync character.

### DATA TRANSFER AND STATUS MONITORING

In this phase, there are several combinations of interrupts and Wait/Ready.

**Data Transfer Using Interrupts.** If the Transmit Interrupt Enable bit (WR1, D<sub>1</sub>) is set, an interrupt is generated each time the transmit buffer becomes empty. The interrupt can be satisfied either by writing another character into the transmitter or by resetting the Transmitter Interrupt Pending latch with a Reset Transmitter Pending command (WR0, CMD<sub>5</sub>). If the interrupt is satisfied with this command and nothing more is written into the transmitter, there can be no further Transmit Buffer Empty interrupts, because it is the process of the buffer becoming empty that causes the interrupts and the buffer cannot become empty when it is already empty. This situation does cause a Transmit Underrun condition, which is explained in the "Bisync Transmit Underrun" section.

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
<b>WR3</b>	00 = Rx 5 BITS CHAR 10 = Rx 6 BITS CHAR 01 = Rx 7 BITS CHAR 11 = Rx 8 BITS CHAR		AUTO ENABLES	ENTER HUNT MODE	Rx CRC ENABLE	0	SYNC CHAR LOAD INHIBIT	RX ENABLE
<b>WR4</b>	0	0	00 = 8-BIT SYNC CHAR 01 = 16-BIT SYNC CHAR 10 = SDLC MODE 11 = EXT SYNC MODE		0 SELECTS SYNC MODES	0	EVEN $\overline{\text{ODD}}$ PARITY	PARITY ENABLE
<b>WR5</b>	DTR	00 = Tx 5 BITS (OR LESS) CHAR 10 = Tx 6 BITS CHAR 01 = Tx 7 BITS CHAR 11 = Tx 8 BITS CHAR		SEND BREAK	Tx ENABLE	1 SELECTS CRC-16	RTS	Tx CRC ENABLE

Table 4. Contents of Write Registers 3, 4 and 5 in Synchronous Modes

**Data Transfer Using WAIT/READY.** To the CPU, the activation of WAIT indicates that the Z80-SIO is not ready to accept data and that the CPU must extend the output cycle. To a DMA controller, READY indicates that the transmit buffer is empty and that the Z80-SIO is ready to accept the next data character. If the data character is not loaded into the Z80-SIO by the time the transmit shift register is empty, the Z80-SIO enters the Transmit Underrun condition.

**Bisync Transmit Underrun.** In Bisync protocol, filler characters are inserted to maintain synchronization when the transmitter has no data to send (Transmit Underrun condition). The Z80-SIO has two programmable options for solving this situation: it can insert sync characters, or it can send the CRC characters generated so far, followed by sync characters.

These options are under the control of the Reset Transmit Underrun/EOM command in WR0. Following a chip or channel reset, the Transmit Underrun/EOM status bit (RR0, D<sub>6</sub>) is in a set condition and allows the insertion of sync characters when there is no data to send. CRC is not calculated on the automatically inserted sync characters. When the CPU detects the end of message, a Reset Transmit Underrun/EOM command can be issued. This allows CRC to be sent when the transmitter has no data. In this case, the Z80-SIO sends CRC, followed by sync characters, to terminate the message.

There is no restriction as to when in the message the Transmit Underrun/EOM bit can be reset. If Reset is issued after the first data character has been loaded the 16-bit CRC is sent and followed by sync characters the first time the transmitter has no data to send. Because of the Transmit Underrun condition, an External/Status interrupt is generated whenever the Transmit Underrun/EOM bit becomes set.

In the case of sync insertion, an interrupt is generated only after the first automatically inserted sync character has been loaded. The status indicates the Transmit Underrun/EOM bit and the Transmit Buffer Empty bit are set.

In the case of CRC insertion, the Transmit Underrun/EOM bit is set and the Transmit Buffer Empty bit is reset while CRC is being sent. When CRC has been completely sent, the Transmit Buffer Empty status bit is set and an interrupt is generated to indicate to the CPU that another message can begin (this interrupt occurs because CRC has been sent and sync has been loaded). If no more messages are to be sent, the program can terminate transmission by resetting RTS, and disabling the transmitter (WR5, D<sub>3</sub>).

Pad characters may be sent by setting the Z80-SIO to 8 bits/transmit character and writing FF to the transmitter while CRC is being sent. Alternatively, the sync characters can be redefined as pad characters during this time. The following example is included to clarify this point.

The Z80-SIO interrupts with the Transmit Buffer Empty bit set.

The CPU recognizes that the last character (ETX) of the message has already been sent to the Z80-SIO by examining the internal program status.

To force the Z80-SIO to send CRC, the CPU issues the Reset Transmit Underrun/EOM Latch command (WR0) and satisfies the interrupt with the Reset Transmit Interrupt Pending command. (This command prevents the Z80-SIO from requesting more data.) Because of the transmit underrun caused by this command, the Z80-SIO starts sending CRC. The Z80-SIO also causes an External/Status interrupt with the Transmit Underrun/EOM latch set.

The CPU satisfies this interrupt by loading pad characters into the transmit buffer and issuing the Reset External/Status Interrupt command.

With this sequence, CRC is followed by a pad character instead of a sync character. Note that the Z80-SIO will interrupt with a Transmit Buffer Empty interrupt when CRC is completely sent and that the pad character is loaded into the transmit shift register.

From this point on the CPU can send more pad characters or sync characters.

**Bisync CRC Generation.** Setting the Transmit CRC enable bit (WR5, D<sub>0</sub>) initiates CRC accumulation when the program sends the first data character to the Z80-SIO. Although the Z80-SIO automatically transmits up to two sync characters (16-bit sync), it is wise to send a few more sync characters ahead of the message (before enabling Transmit CRC) to ensure synchronization at the receiving end.

The transmit CRC Enable bit can be changed on the fly any time in the message to include or exclude a particular data character from CRC accumulation. The Transmit CRC Enable bit should be in the desired state when the data character is loaded from the transmit data buffer into the transmit shift register. To ensure this bit is in the proper state, the Transmit CRC Enable bit must be issued before sending the data character to the Z80-SIO.

**Transmit Transparent Mode.** Transparent mode (Bisync protocol) operation is made possible by the ability to change Transmit CRC Enable on the fly and by the additional capability of inserting 16-bit sync characters. Exclusion of DLE characters from CRC calculation can be achieved by disabling CRC calculation immediately preceding the DLE character transfer to the Z80-SIO.

In the case of a Transmit Underrun condition in the Transparent mode, a pair of DLE-SYN characters are sent. The Z80-SIO can be programmed to send the DLE-SYN sequence by loading a DLE character into WR6 and a sync character into WR7.

**Transmit Termination.** The Z80-SIO is equipped with a special termination feature that maintains data integrity and validity. If the transmitter is disabled while a data or sync character is being sent, that character is sent as usual, but is followed by a marking line rather than CRC or sync characters. When the transmitter is disabled, a



FUNCTION	TYPICAL PROGRAM STEPS	COMMENTS
INITIALIZE	REGISTER: INFORMATION LOADED:	
	WR0 CHANNEL RESET, RESET TRANSMIT CRC GENERATOR	Reset SIO, initialize CRC generator.
	WR0 POINTER 2	
	WR2 INTERRUPT VECTOR	Channel B only
	WR0 POINTER 3	
	WR3 AUTO ENABLES	Transmission begins only after $\overline{CTS}$ is detected.
	WR0 POINTER 4	
	WR4 PARITY INFORMATION, SYNC MODES INFORMATION, $\times 1$ CLOCK MODE	Issue transmit parameters.
	WR0 POINTER 6	
	WR6 SYNC CHARACTER 1	
	WR0 POINTER 7, RESET EXTERNAL STATUS INTERRUPTS	
	WR7 SYNC CHARACTER 2	
	WR0 POINTER 1, RESET EXTERNAL STATUS INTERRUPTS	
	WR1 STATUS AFFECTS VECTOR, EXTERNAL INTERRUPT ENABLE, TRANSMIT INTERRUPT ENABLE OR WAIT READY MODE ENABLE	External Interrupt mode monitors the status of $\overline{CTS}$ and $\overline{DCD}$ input pins as well as the status of Tx Underrun EOM latch. Transmit Interrupt Enable interrupts when the Transmit buffer becomes empty; the Wait Ready mode can be used to transfer data using DMA or CPU Block Transfer.
WR0 POINTER 5	Status Affects Vector (Channel B only).	
WR5 REQUEST TO SEND, TRANSMIT ENABLE, BISYNC CRC, TRANSMIT CHARACTER LENGTH	Transmit CRC Enable should be set when first non-sync data is sent to Z80-SIO.	
FIRST SYNC BYTE TO SIO	Need several sync characters in the beginning of message. Transmitter is fully initialized.	
IDLE MODE	EXECUTE HALT INSTRUCTION OR SOME OTHER PROGRAM	Waiting for interrupt or Wait Ready output to transfer data.
DATA TRANSFER AND STATUS MONITORING	<p>WHEN INTERRUPT (WAIT READY) OCCURS:</p> <ul style="list-style-type: none"> <li>• INCLUDE EXCLUDE DATA BYTE FROM CRC ACCUMULATION (IN SIO).</li> <li>• TRANSFER DATA BYTE FROM CPU (OR MEMORY) TO SIO.</li> <li>• DETECT AND SET APPROPRIATE FLAGS FOR CONTROL CHARACTERS (IN CPU).</li> <li>• RESET Tx UNDERRUN/EOM LATCH (WR0) IF LAST CHARACTER OF MESSAGE IS DETECTED.</li> <li>• UPDATE POINTERS AND PARAMETERS (CPU).</li> <li>• RETURN FROM INTERRUPT.</li> </ul>	Interrupt occurs (Wait/Ready becomes active) when first data byte is being sent. Wait mode allows CPU block transfer from memory to SIO; Ready mode allows DMA block transfer from memory to SIO. The DMA chip can be programmed to capture special control characters (by examining only the bits that specify ASCII or EBCDIC control characters), and interrupt CPU.
	<p>IF ERROR CONDITION OR STATUS CHANGE OCCURS:</p> <ul style="list-style-type: none"> <li>• TRANSFER RR0 TO CPU.</li> <li>• EXECUTE ERROR ROUTINE.</li> <li>• RETURN FROM INTERRUPT.</li> </ul>	Tx Underrun EOM indicates either transmit underrun (sync character being sent) or end of message (CRC-16 being sent).
TERMINATION	REDEFINE INTERRUPT MODES.	
	UPDATE MODEM CONTROL OUTPUTS (E.G., TURN OFF RTS).	Program should gracefully terminate message.
	DISABLE TRANSMIT MODE	

Table 5. Bisync Transmit Mode

character in the buffer remains in the buffer. If the transmitter is disabled while CRC is being sent, the 16-bit transmission is completed, but sync is sent instead of CRC.

A programmed break is effective as soon as it is written into the control register; characters in the transmit buffer and shift register are lost.

In all modes, characters are sent with the least significant bits first. This requires right-hand justification of transmitted data if the word length is less than eight bits. If the word length is five bits or less, the special technique described in the Write Register 5 discussion (Z80-SIO Programming section) must be used for the data format. The states of any unused bits in a data character are irrelevant, except when in the Five Bits Or Less mode.

If the External/Status Interrupt Enable bit is set, transmitter conditions such as “starting to send CRC characters,” “starting to send sync characters,” and  $\overline{CTS}$  changing state cause interrupts that have a unique vector if Status Affects Vector is set. This interrupt mode may be used during block transfers.

All interrupts may be disabled for operation in a Polled mode, or to avoid interrupts at inappropriate times during the execution of a program.

---

## Synchronous Receive

---

### INITIALIZATION

The system program initiates the Synchronous Receive operation with the following parameters: odd or even parity, 8- or 16-bit sync characters,  $\times 1$  clock mode, CRC polynomial, receive character length, etc. Sync characters must be loaded into registers WR6 and WR7. The receivers can be enabled only after all receive parameters are set. WR4 parameters must be issued before WR1, WR3, WR5, WR6 and WR7 parameters or commands.

After this is done, the receiver is in the Hunt phase. It remains in this phase until character synchronization is achieved. Note that, under program control, all the leading sync characters of the message can be inhibited from loading the receive buffers by setting the Sync Character Load Inhibit bit in WR3.

### DATA TRANSFER AND STATUS MONITORING

After character synchronization is achieved, the assembled characters are transferred to the receive data FIFO. The following four interrupt modes are available to transfer the data and its associated status to the CPU.

**No Interrupts Enabled.** This mode is used for a purely polled operation or for off-line conditions.

**Interrupt On First Character Only.** This mode is normally used to start a polling loop or a Block Transfer instruction using WAIT/READY to synchronize the CPU or the DMA device to the incoming data rate. In this mode, the Z80-SIO interrupts on the first character and thereafter interrupts only if Special Receive conditions are detected. The mode is reinitialized with the Enable Interrupt On Next Receive Character command to allow the next character received to generate an interrupt. Parity errors do not cause interrupts in this mode, but End Of Frame (SDLC mode) and Receive Overrun do.

If External/Status interrupts are enabled, they may interrupt any time  $\overline{DCD}$  changes state.

**Interrupt On Every Character.** Whenever a character enters the receive buffer, an interrupt is generated. Error and Special Receive conditions generate a special vector if Status Affects Vector is selected. Optionally, a Parity Error may be directed not to generate the special interrupt vector.

**Special Receive Condition Interrupts.** The Special Receive Condition interrupt can occur only if either the Receive Interrupt On First Character Only or Interrupt On Every Receive Character modes is also set. The Special Receive Condition interrupt is caused by the Receive Overrun error condition. Since the Receive Overrun and Parity error status bits are latched, the error status—when read—reflects an error in the current word in the receive buffer in addition to any Parity or Overrun errors received since the last Error Reset command. These status bits can only be reset by the Error reset command.

**CRC Error Checking and Termination.** A CRC error check on the receive message can be performed on a per character basis under program control. The Receive CRC Enable bit (WR3, D<sub>3</sub>) must be set/reset by the program before the next character is transferred from the receive shift register into the receive buffer register. This ensures proper inclusion or exclusion of data characters in the CRC check.

To allow the CPU ample time to enable or disable the CRC check on a particular character, the Z80-SIO calculates CRC eight bit times after the character has been transferred to the receive buffer. If CRC is enabled before the next character is transferred, CRC is calculated on the transferred character. If CRC is disabled before the time of the next transfer, calculation proceeds on the word in progress, but the word just transferred to the buffer is not included. When these requirements are satisfied, the 3-byte receive data buffer is, in effect, unusable in Bisync operation. CRC may be enabled and disabled as many times as necessary for a given calculation.

In the Monosync, Bisync and External Sync modes, the CRC/Framing Error bit (RR1, D<sub>6</sub>) contains the comparison result of the CRC checker 16 bit times (eight bit delay and eight shifts for CRC) after the character has been transferred from the receive shift register to the buffer. The result should be zero, indicating an error-

free transmission. (Note that the result is valid only at the end of CRC calculation. If the result is examined before this time, it usually indicates an error.) The comparison is made with each transfer and is valid only as long as the character remains in the receive FIFO.

Following is an example of the CRC checking operation when four characters (A, B, C and D) are received in that order.

Character A loaded into buffer  
Character B loaded into buffer

If CRC is disabled before C is in the buffer, CRC is not calculated on B.

Character C loaded into buffer

After C is loaded, the CRC/Framing Error bit shows the result of the comparison through character A.

Character D loaded into buffer

After D is in the buffer, the CRC Error bit shows the result of the comparison through character B whether or not B was included in the CRC calculations.

Due to the serial nature of CRC calculation, the Receive Clock ( $\overline{RxC}$ ) must cycle 16 times (8-bit delay plus 8-bit CRC shift) after the second CRC character has been loaded into the receive buffer, or 20 times (the previous 16 plus 3-bit buffer delay and 1-bit input delay) after the last bit is at the  $RxD$  input, before CRC calculation is complete. A faster external clock can be gated into the Receive Clock input to supply the required 16 cycles. The Transmit and Receive Data Path diagram (Figure 4) illustrates the various points of delay in the CRC path.

The typical program steps that implement a half-duplex Bisync Receive mode are illustrated in Table 6. The complete set of command and status bit definitions are explained under "Z80-SIO Programming."

FUNCTION	TYPICAL PROGRAM STEPS	COMMENTS
	<i>REGISTER: INFORMATION LOADED</i>	
	WR0 CHANNEL RESET, RESET RECEIVE CRC CHECKER	Reset SIO; initialize Receive CRC checker.
	WR0 POINTER 2	
	WR2 INTERRUPT VECTOR	Channel B only
	WR0 POINTER 4	
	WR4 PARITY INFORMATION, SYNC MODES INFORMATION, ×1 CLOCK MODE	Issue receive parameters.
	WR0 POINTER 5, RESET EXTERNAL STATUS INTERRUPT	
	WR5 BISYNC CRC-16, DATA TERMINAL READY	
	WR0 POINTER 3	
INITIALIZE	WR3 SYNC CHARACTER LOAD INHIBIT, RECEIVE CRC ENABLE; ENTER HUNT MODE, AUTO ENABLES, RECEIVE CHARACTER LENGTH	Sync character load inhibit strips all the leading sync characters at the beginning of the message. Auto Enables enables the receiver to accept data only after the $\overline{DCD}$ input is active.
	WR0 POINTER 6	
	WR6 SYNC CHARACTER 1	
	WR0 POINTER 7	
	WR7 SYNC CHARACTER 2	
	WR0 POINTER 1, RESET EXTERNAL STATUS INTERRUPT	
	WR1 STATUS AFFECTS VECTOR, EXTERNAL INTERRUPT ENABLE, RECEIVE INTERRUPT ON FIRST CHARACTER ONLY	In this interrupt mode, only the first non-sync data character is transferred to the CPU. All subsequent data is transferred on a DMA basis; however Special Receive Condition interrupts will interrupt the CPU. Status Affects Vector used in Channel B only.

Table 6. Bisync Receive Mode

FUNCTION	TYPICAL PROGRAM STEPS	COMMENTS
INITIALIZE (CONTINUED)	WR0 POINTER3. ENABLE INTERRUPT ON NEXT RECEIVE CHARACTER	Resetting this register in a simple program starts the next transaction.
	WR3 RECEIVE ENABLE. SYNC CHARACTER LOAD INHIBIT. ENTER HUNT MODE. AUTO ENABLE. RECEIVE WORD LENGTH	WR3 is reissued before receiving SOH or other special characters.
IDLE MODE	EXECUTE HALT INSTRUCTION OR SOME OTHER PROGRAM	Receive mode is active when the system is waiting for a character.
DATA TRANSFER AND STATUS MONITORING	<p><i>WHEN INTERRUPT ON FIRST CHARACTER OCCURS, THE CPU DOES THE FOLLOWING:</i></p> <ul style="list-style-type: none"> <li>• TRANSFERS DATA BYTE TO CPU</li> <li>• DETECTS AND SETS APPROPRIATE FLAGS FOR CONTROL CHARACTERS (IN CPU)</li> <li>• INCLUDES/EXCLUDES DATA BYTE IN CRC CHECKER</li> <li>• UPDATES POINTERS AND OTHER PARAMETERS</li> <li>• ENABLES WAIT/READY FOR DMA OPERATION</li> <li>• ENABLES DMA CONTROLLER</li> <li>• RETURNS FROM INTERRUPT</li> </ul>	During the Hunt mode synchronization, two contiguous characters are transferred to the DMA controller. The controller captures special characters using only the CPU. EBCDIC control characters are examined by the CPU upon receipt. The CPU examines special characters and flags (e.g. CRC Enable).
	<p><i>WHEN WAIT-READY BECOMES ACTIVE, THE DMA CONTROLLER DOES THE FOLLOWING:</i></p> <ul style="list-style-type: none"> <li>• TRANSFERS DATA BYTE TO MEMORY</li> <li>• INTERRUPTS CPU IF A SPECIAL CHARACTER IS CAPTURED BY THE DMA CONTROLLER</li> <li>• INTERRUPTS THE CPU IF THE LAST CHARACTER OF THE MESSAGE IS DETECTED</li> </ul>	
	<p><i>FOR MESSAGE TERMINATION, THE CPU DOES THE FOLLOWING:</i></p> <ul style="list-style-type: none"> <li>• TRANSFERS RR1 TO THE CPU</li> <li>• SETS ACK/NAK REPLY FLAG BASED ON CRC RESULT</li> <li>• UPDATES POINTERS AND PARAMETERS</li> <li>• RETURNS FROM INTERRUPT</li> </ul>	The SIO interrupt condition, and the present message termination, and repeats the
TERMINATION	REDEFINE INTERRUPT MODES AND SYNC MODES	
	UPDATE MODEM CONTROLS	
	DISABLES RECEIVE MODE	

Table 6. Bisync Receive Mode (Continued)



---

# SDLC (HDLC) Operation

---

The Z80-SIO is capable of handling both High-level Synchronous Data Link Control (HDLC) and IBM Synchronous Data Link Control (SDLC) protocols. In the following text, only SDLC is referred to because of the high degree of similarity between SDLC and HDLC.

The SDLC mode is considerably different than Synchronous Bisync protocol because it is bit oriented rather than character oriented and, therefore, can naturally handle transparent operation. Bit orientation makes SDLC a flexible protocol in terms of message length and bit patterns. The Z80-SIO has several built-in features to handle variable message length. Detailed information concerning SDLC protocol can be found in literature published on this subject, such as IBM document GA27-3093.

The SDLC message, called the frame (Figure 8), is opened and closed by flags that are similar to the sync characters in Bisync protocol. The Z80-SIO handles the transmission and recognition of the flag characters that mark the beginning and end of the frame. Note that the Z80-SIO can receive shared-zero flags, but cannot transmit them. The 8-bit address field of an SDLC frame contains the secondary station address. The Z80-SIO has an Address Search mode that recognizes the secondary station address so it can accept or reject the frame.

Since the control field of the SDLC frame is transparent to the Z80-SIO, it is simply transferred to the CPU. The Z80-SIO handles the Frame Check sequence in a manner that simplifies the program by incorporating features such as initializing the CRC generator to all 1's, resetting the CRC checker when the opening flag is detected in the Receive mode, and sending the Frame Check/Flag sequence in the Transmit mode. Controller hardware is simplified by automatic zero insertion and deletion logic contained in the Z80-SIO.

Table 7 shows the contents of WR3, WR4 and WR5 during SDLC Receive and Transmit modes. WR0 points to other registers and issues various commands. WR1 defines the interrupt modes. WR2 stores the interrupt vector. WR7 stores the flag character and WR6 the secondary address.

---

## SDLC Transmit

---

### INITIALIZATION

Like Synchronous operation, the SDLC Transmit mode must be initialized with the following parameters: SDLC mode, SDLC polynomial, Request To Send, Data Terminal Ready, transmit character length, transmit interrupt modes (or Wait/Ready function), Transmit Enable, Auto Enables and External/Status interrupt.

Selecting the SDLC mode and the SDLC polynomial enables the Z80-SIO to initialize the CRC Generator to all 1's. This is accomplished by issuing the Reset Transmit CRC Generator command (WR0). Refer to the Synchronous Operation section for more details on the interrupt modes.

After reset, or when the transmitter is not enabled, the Transmit Data output is held marking. Break may be programmed to generate a spacing line. With the transmitter fully initialized and enabled, continuous flags are transmitted on the Transmit Data output.

An abort sequence may be sent by issuing the Send Abort command (WR0, CMD<sub>1</sub>). This causes at least eight, but less than fourteen, 1's to be sent before the line reverts to continuous flags. It is possible that the Abort sequence (eight 1's) could follow up to five continuous 1 bits (allowed by the zero insertion logic) and thus cause up to thirteen 1's to be sent. Any data being transmitted and any data in the transmit buffer is lost when an abort is issued.

When required, an extra 0 is automatically inserted when there are five contiguous 1's in the data stream. This does not apply to flags or aborts.

### DATA TRANSFER AND STATUS MONITORING

There are several combinations of interrupts and the Wait/Ready function in the SDLC mode.




Figure 8. Transmit/Receive SDLC/HDLC Message Format

**Data Transfer Using Interrupts.** If the Transmit Interrupt mode is selected, an interrupt is generated each time the transmit buffer becomes empty. The interrupt may be satisfied either by writing another character into the transmitter or by resetting the Transmit Interrupt Pending latch with the Reset Transmitter Pending command (WRO, 0x00000000). If the interrupt is satisfied with this command and no more data is written into the transmitter, there are no further transmitter interrupts. The result is a Transmit Underrun condition. When another character is written to be sent out, the transmitter can again become busy and interrupt the CPU. Following the flag character operation, the 8-bit address field, control and flag information field may be sent to the Z80-SIO using the Transmit Interrupt mode. The Z80-SIO begins the Frame Check sequence using the Transmit Underrun feature.

When the transmitter is first enabled, it is already busy and cannot then become empty. Therefore, no Transmit Buffer Empty interrupts can occur until after the first data character is written.

When the transmitter is first enabled, it is already busy and cannot then become empty. Therefore, no Transmit Buffer Empty interrupts can occur until after the first data character is written.

**Data Transfer Using Wait/Ready.** If the Wait/Ready mode is selected, WAIT indicates to the CPU that the transmitter is not ready to accept the data and the CPU must wait the I/O cycle. To a DMA controller, WAIT indicates that the transmitter buffer is empty and ready to accept the next character. If the transmitter buffer is not loaded into the Z80-SIO by the CPU, the transmit shift register is empty, the Z80-SIO enters the Transmit Underrun condition. Address, control and flag information fields may be transferred to the Z80-SIO using the Wait/Ready function. The Z80-SIO transmits the Frame Check sequence using the Transmit Underrun feature.

**SDLC Transmit Underrun/End Of Message.** SDLC-like protocols do not have provisions for fill characters within a message. The Z80-SIO therefore automatically terminates an SDLC frame when the transmit data buffer and output shift register have no more bits to send. It does this by first sending the two bytes of CRC and following these with one or more flags. This technique allows very high-speed transmissions under DMA or CPU block I/O control without requiring the CPU to respond quickly to the end of message situation.

The action that the Z80-SIO takes in the underrun situation depends on the state of the Transmit Underrun/EOM command. Following a reset, the Transmit Underrun/EOM status bit is in the set state and prevents the insertion of CRC characters during the time there is no data to send. Consequently, flag characters are sent. The Z80-SIO begins to send the frame as data is written into the transmit buffer. Between the time the first data byte is written and the end of the message, the Reset Transmit Underrun/EOM command must be issued. Thus the Transmit Underrun/EOM status bit is in the reset state at the end of the message (when underrun occurs), which automatically sends the CRC characters. The sending of CRC again sets the Transmit/Underrun/EOM status bit.

Although there is no restriction as to when the Transmit Underrun/EOM bit can be reset within a message, it is usually reset after the first data character (secondary address) is sent to the Z80-SIO. Resetting this bit allows CRC and flags to be sent when there is no data to send which gives additional time to the CPU for recognizing the fault and responding with an abort command. By resetting it early in the message, the entire message has the maximum amount of CPU response time in an unintentional transmit underrun situation.

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
00000000	Rx 5 BITS CHAR			ENTERHUNT MODE (IF INCOMING DATA NOT NEEDED)	Rx CRC ENABLE	ADDRESS SEARCH MODE	0	Rx ENABLE
00000001	Rx 6 BITS CHAR		AUTO ENABLES					
00000010	Rx 7 BITS CHAR							
00000011	Rx 8 BITS CHAR							
00000100		0	1	0	0	0	0	0
			SELECTS SDLC MODE					
00000101		00				0		
00000110	01R	Tx 5 BITS (OR LESS) CHAR		0	Tx ENABLE	SELECTS SDLC CRC	RTS	Tx CRC ENABLE
00000111		10 - Tx 6 BITS CHAR						
		01 - Tx 7 BITS CHAR						
		11 - Tx 8 BITS CHAR						

Table 7. Contents of Write Registers 3, 4 and 5 in SDLC Modes

When the External/Status interrupt is set and while CRC is being sent, the Transmit Underrun/EOM bit is set and the Transmit Buffer Empty bit is reset to indicate that the transmit register is full of CRC data. When CRC has been completely sent, the Transmit Buffer Empty status bit is set and an interrupt is generated to indicate to the CPU that another message can begin. This interrupt occurs because CRC has been sent and the flag has been loaded. If no more messages are to be sent, the program can terminate transmission by resetting  $\overline{RTS}$ , and disabling the transmitter.

In the SDLC mode, it is good practice to reset the Transmit Underrun/EOM status bit immediately after the first character is sent to the Z80-SIO. When the Transmit Underrun is detected, this ensures that the transmission time is filled by CRC characters, giving the CPU enough time to issue the Send Abort command. This also stops the flags from going on the line prematurely and eliminates the possibility of the receiver accepting the frame as valid data. The situation can happen because it is possible that—at the receiving end—the data pattern immediately preceding the automatic flag insertion could match the CRC checker, giving a false CRC check result. The External/Status interrupt is generated whenever the Transmit Underrun/EOM bit is set because of the Transmit Underrun condition.

The transmit underrun logic provides additional protection against premature flag insertion if the proper response is given to the Z80-SIO by the CPU interrupt service routine. The following example is given to clarify this point:

The Z80-SIO raises an interrupt with the Transmit Buffer Empty status bit set.

The CPU does not respond in time and causes a Transmit Underrun condition.

The Z80-SIO starts sending CRC characters (two bytes).

The CPU eventually satisfies the Transmit Buffer Empty interrupt with a data character that follows the CRC character being transmitted.

The Z80-SIO sets the External/Status interrupt with the Transmit Underrun/EOM status bit set.

The CPU recognizes the Transmit Underrun/EOM status and determines from its internal program status that the interrupt is not for "end of message".

The CPU immediately issues a Send Abort Command ( $WR0$ ) to the Z80-SIO.

The Z80-SIO sends the Abort sequence by destroying whatever data (CRC, data or flag) is being sent.

This sequence illustrates that the CPU has a protection of 22 minimum and 30 maximum transmit clock cycles.

**SDLC CRC Generation.** The CRC generator must be reset to all 1's at the beginning of each frame before CRC accumulation can begin. Actual accumulation begins when the program sends the address field (eight bits) to the Z80-SIO. Although the Z80-SIO automatically

transmits one flag character following the Transmit Enable, it may be wise to send a few more flag characters ahead of the message to ensure character synchronization at the receiving end. This can be done by externally timing out after enabling the transmitter and before loading the first character.

The Transmit CRC Enable ( $WR5, D_0$ ) should be enabled prior to sending the address field. In the SDLC mode all the characters between the opening and closing flags are included in CRC accumulation, and the CRC generated in the Z80-SIO transmitter is inverted before it is sent on the line.

**Transmit Termination.** If the transmitter is disabled while a character is being sent, that character (data or flag) is sent in the normal fashion, but is followed by a marking line rather than CRC or flag characters.

A character in the buffer when the transmitter is disabled remains in the buffer; however, a programmed Abort sequence is effective as soon as it is written into the control register. Characters being transmitted, if any, are lost. In the case of CRC, the 16-bit transmission is completed if the transmitter is disabled; however, flags are sent in place of CRC.

In all modes, characters are sent with the least-significant bits first. This requires right-hand justification of data to be transmitted if the word length is less than eight bits. If the word length is five bits or less, the special technique described in the Write Register 5 section ("Z80-SIO Programming" chapter; "Write Registers" section) must be used.

Since the number of bits/character can be changed on the fly, the data field can be filled with any number of bits. When used in conjunction with the Receiver Residue codes, the Z80-SIO can receive a message that has a variable I-field and retransmit it exactly as received with no previous information about the character structure of the I-field (if any). A change in the number of bits does not affect the character in the process of being shifted out. Characters are sent with the number of bits programmed at the time that the character is loaded from the transmit buffer to the transmitter.

If the External/Status Interrupt Enable is set, transmitter conditions such as "starting to send CRC characters," "starting to send flag characters," and  $\overline{CTS}$  changing state cause interrupts that have a unique vector if Status Affects Vector is set. All interrupts can be disabled for operation in a polled mode.

Table 8 shows the typical program steps that implement the half-duplex SDLC Transmit mode.



FUNCTION	TYPICAL PROGRAM STEPS	COMMENTS
INITIALIZE	REGISTER: INFORMATION LOADED:	
	WR0 CHANNEL RESET	Reset SIO.
	WR0 POINTER 2	
	WR2 INTERRUPT VECTOR	Channel B only
	WR0 POINTER 3	
	WR3 AUTO ENABLES	Transmitter sends data only after $\overline{CTS}$ is detected.
	WR0 POINTER 4. RESET EXTERNAL STATUS INTERRUPTS	
	WR4 PARITY INFORMATION. SDLC MODE. $\times 1$ CLOCK MODE	
	WR0 POINTER 1. RESET EXTERNAL STATUS INTERRUPTS	
	WR1 EXTERNAL INTERRUPT ENABLE. STATUS AFFECTS VECTOR. TRANSMIT INTERRUPT ENABLE OR WAIT/READY MODE ENABLE	The External Interrupt mode monitors the status of the $\overline{CTS}$ and $\overline{DCD}$ inputs, as well as the status of Tx Underrun EOM latch. Transmit Interrupt interrupts when the Transmit buffer becomes empty; the Wait/Ready mode can be used to transfer data on a DMA or Block Transfer basis. The first interrupt occurs when $\overline{CTS}$ becomes active, at which point flags are transmitted by the Z80-SIO. The first data byte (address field) can be loaded in the Z80-SIO after this interrupt. Flags cannot be sent to the Z80-SIO as data. Status Affects Vector used in Channel B only.
WR0 POINTER 5		
WR5 TRANSMIT CRC ENABLE. REQUEST TO SEND. SDLC-CRC. TRANSMIT ENABLE. TRANSMIT WORD LENGTH. DATA TERMINAL READY	SDLC-CRC mode must be defined before initializing transmit CRC generator.	
WR0 RESET TRANSMIT CRC GENERATOR	Initialize CRC generator to all 1's.	
IDLE MODE	EXECUTE HALT INSTRUCTION OR SOME OTHER PROGRAM	Waiting for Interrupt or Wait Ready output to transfer data.
DATA TRANSFER AND STATUS MONITORING	<p>WHEN INTERRUPT (WAIT/READY) OCCURS, THE CPU DOES THE FOLLOWING:</p> <ul style="list-style-type: none"> <li>• CHANGES TRANSMIT WORD LENGTH (IF NECESSARY)</li> <li>• TRANSFERS DATA BYTE FROM CPU (MEMORY) TO SIO</li> <li>• RESETS Tx UNDERRUN/EOM LATCH (WR0)</li> </ul>	Flags are transmitted by the SIO as soon as Transmit Enable is set and $\overline{CTS}$ becomes active. The $\overline{CTS}$ status change is the first interrupt that occurs and is followed by transmit buffer empty for subsequent transfers.
	<p>IF LAST CHARACTER OF THE I-FIELD IS SENT, THE SIO DOES THE FOLLOWING:</p> <ul style="list-style-type: none"> <li>• SENDS CRC</li> <li>• SENDS CLOSING FLAG</li> <li>• INTERRUPTS CPU WITH BUFFER EMPTY STATUS</li> </ul>	Word length can be changed "on the fly" for variable I-field length. The data byte can contain address, control, or I-field information (never a flag). It is a good practice to reset Tx Underrun/EOM latch in the beginning of the message to avoid a false end-of-frame detection at the receiving end. This ensures that, when underrun occurs, CRC is transmitted and underrun interrupt (Tx Underrun EOM latch active) occurs. Note that "Send Abort" can be issued to the SIO in response to any interrupting continuing to abort the transmission.
	<p>CPU DOES THE FOLLOWING:</p> <ul style="list-style-type: none"> <li>• ISSUES RESET Tx INTERRUPT PENDING COMMAND TO THE Z80-SIO</li> <li>• UPDATES NS COUNT</li> <li>• REPEATS THE PROCESS FOR NEXT MESSAGE, ETC.</li> </ul>	
	<p>IF THE VECTOR INDICATES AN ERROR, THE CPU DOES THE FOLLOWING:</p> <ul style="list-style-type: none"> <li>• SENDS ABORT</li> <li>• EXECUTES ERROR ROUTINE</li> <li>• UPDATES PARAMETERS, MODES, ETC.</li> <li>• RETURNS FROM INTERRUPT</li> </ul>	
TERMINATION	REDEFINE INTERRUPT MODES	Terminate gracefully.
	UPDATE MODEM CONTROL OUTPUTS	
	DISABLE TRANSMIT MODE	

Table 8. SDLC Transmit Mode

## SDLC Receive

---

### INITIALIZATION

The SDLC Receive mode is initialized by the system with the following parameters: SDLC mode,  $\times 1$  clock mode, SDLC polynomial, receive word length, etc. The flag characters must also be loaded in WR7 and the secondary address field loaded in WR6. The receiver is enabled only after all the receive parameters have been set. After all this has been done, the receiver is in the Hunt phase and remains in this phase until the first flag is received. While in the SDLC mode, the receiver never re-enters the Hunt phase, unless specifically instructed to do so by the program. The WR4 parameters must be issued prior to the WR1, WR3, WR5, WR6 and WR7 parameters.

Under program control, the receiver can enter the Address Search mode. If the Address Search bit (WR3, D<sub>2</sub>) is set, a character following the flag (first non-flag character) is compared against the programmed address in WR6 and the hardwired global address (1111111). If the SDLC frame address field matches either address, data transfer begins.

Since the Z80-SIO is capable of matching only one address character, extended address field recognition must be done by the CPU. In this case, the Z80-SIO simply transfers the additional address bytes to the CPU as if they were data characters. If the CPU determines that the frame does not have the correct address field, it can set the Hunt bit, and the Z80-SIO suspends reception and searches for a new message headed by a flag. Since the control field of the frame is transparent to the Z80-SIO, it is transferred to the CPU as a data character. Extra zeros inserted in the data stream are automatically deleted; flags are not transferred to the CPU.

### DATA TRANSFER AND STATUS MONITORING

After receipt of a valid flag, the assembled characters are transferred to the receive data FIFO. The following four interrupt modes are available to transfer this data and its associated status.

**No Interrupts Enabled.** This mode is used for purely polled operations or for off-line conditions.

**Interrupt On First Character Only.** This mode is normally used to start a software polling loop or a Block Transfer instruction using WAIT/READY to synchronize the CPU or DMA device to the incoming data rate. In this mode, the Z80-SIO interrupts on the first character and thereafter only interrupts if Special Receive conditions are detected. The mode is reinitialized with the Enable Interrupt On Next Receive Character Command.

The first character received after this command is issued causes an interrupt. If External/Status interrupts are enabled, they may interrupt any time the  $\overline{\text{DCD}}$  input changes state. Special Receive conditions such as End

Of Frame and Receiver Overrun also cause interrupts. The End Of Frame interrupt can be used to exit the Block Transfer mode.

**Interrupt On Every Character.** An interrupt is generated whenever the receive FIFO contains a character. Error and Special Receive conditions generate a special vector if Status Affects Vector is selected.

**Special Receive Condition Interrupts.** The Special Receive Condition interrupt is not, as such, a separate interrupt mode. Before the Special Receive condition can cause an interrupt, either Interrupt On First Receive Character Only or Interrupt On Every Character must be selected. The Special Receive Condition interrupt is caused by a Receive Overrun or End Of Frame detection. Since the Receive Overrun status bit is latched, the error status read reflects an error in the current word in the receive buffer in addition to any errors received since the last Error Reset command. The Receive Overrun status bit can only be reset by the Error Reset command. The End Of Frame status bit indicates that a valid ending flag has been received and that the CRC Error and Residue codes are also valid.

Character length may be changed on the fly. If the address and control bytes are processed as 8-bit characters, the receiver may be switched to a shorter character length during the time that the first information character is being assembled. This change must be made fast enough so it is effective before the number of bits specified for the character length have been assembled. For example, if the change is to be from the 8-bit control field to a 7-bit information field, the change must be made *before* the first seven bits of the I-field are assembled.

**SDLC Receive CRC Checking.** Control of the receive CRC checker is automatic. It is reset by the leading flag and CRC is calculated up to the final flag. The byte that has the End Of Frame bit set is the byte that contains the result of the CRC check. If the CRC/Framing Error bit is not set, the CRC indicates a valid message. A special check sequence is used for the SDLC check because the transmitted CRC check is inverted. The final check must be 000110100001111. The 2-byte CRC check characters must be read by the CPU and discarded because the Z80-SIO, while using them for CRC checking, treats them as ordinary data.

**SDLC Receive Termination.** If enabled, a special vector is generated when the closing flag is received. This signals that the byte with the End Of Frame bit set has been received. In addition to the results of the CRC check, RR1 has three bits of Residue code valid at this time. For those cases in which the number of bits in the I-field is not an integral multiple of the character length used, these bits indicate the boundary between the CRC check bits and the I-field bits. For a detailed description of the meaning of these bits, see the description of the residue codes in RR1 under "Z80-SIO Programming."

Any frame can be prematurely aborted by an Abort sequence. Aborts are detected if seven or more 1's occur

and cause an External/Status interrupt (if enabled) with the Break/Abort bit in RR0 set. After the Reset External/Status interrupts command has been issued a second interrupt occurs when the continuous 1's condition has been cleared. This can be used to distinguish between the Abort and Idle line conditions.

Unlike the synchronous mode, CRC calculation in SDLC does not have an 8-bit delay since all the charac-

ters are included in CRC calculation. When the second CRC character is loaded into the receive buffer, CRC calculation is complete.

Table 9 shows the typical steps required to implement a half-duplex SDLC receive mode. The complete set of command and status bit definitions is found in the next section.

FUNCTION	TYPICAL PROGRAM STEPS	COMMENTS
	<i>REGISTER: INFORMATION LOADED:</i>	
	WR0 CHANNEL 2	Reset SIO
	WR0 POINTER 2	
	WR2 INTERRUPT VECTOR	Channel B only
	WR0 POINTER 4	
	WR4 PARITY INFORMATION, SYNC MODE, SDLC MODE, x1 CLOCK MODE	
	WR0 POINTER 5, RESET EXTERNAL STATUS INTERRUPTS	
	WR5 SDLC-CRC, DATA TERMINAL READY	
	WR0 POINTER 3	
	WR3 RECEIVE CRC ENABLE, ENTER HUNT MODE, AUTO ENABLES, RECEIVE CHARACTER LENGTH, ADDRESS SEARCH MODE	'Auto Enables' enables the receiver to accept data only after $\overline{DCD}$ becomes active. Address Search Mode enables SIO to match the message address with the programmed address or the global address.
	WR0 POINTER 6	
INITIALIZE	WR6 SECONDARY ADDRESS FIELD	This address is matched against the message address in an SDLC poll operation.
	WR0 POINTER 7	
	WR7 SDLC FLAG 01111110	This flag detects the start and end of frame in an SDLC operation.
	WR0 POINTER 1, RESET EXTERNAL STATUS INTERRUPTS	
	WR1 STATUS AFFECTS VECTOR, EXTERNAL INTERRUPT ENABLE, RECEIVE INTERRUPT ON FIRST CHARACTER ONLY.	In this interrupt mode, only the Address Field (1 character only) is transferred to the CPU. All subsequent fields (Control, Information, etc.) are transferred on a DMA basis. Status Affects Vector in Channel B only.
	WR0 POINTER 3, ENABLE INTERRUPT ON NEXT RECEIVE CHARACTER	Used to provide simple loop-back entry point for next transaction.
	WR3 RECEIVE ENABLE, RECEIVE CRC ENABLE, ENTER HUNT MODE, AUTO ENABLES, RECEIVER CHARACTER LENGTH, ADDRESS SEARCH MODE	WR3 reissued to enable receiver.
IDLE MODE	EXECUTE HALT INSTRUCTION OR SOME OTHER PROGRAM	SDLC Receive Mode is fully initialized and SIO is waiting for the opening flag followed by a matching address field to interrupt the CPU.

Table 9. SDLC Receive Mode

FUNCTION	TYPICAL PROGRAM STEPS	COMMENTS
DATA TRANSFER AND STATUS MONITORING	<p>WHEN INTERRUPT ON FIRST CHARACTER OCCURS, THE CPU DOES THE FOLLOWING:</p> <ul style="list-style-type: none"> <li>• TRANSFERS DATA BYTE (ADDRESS BYTE) TO CPU</li> <li>• DETECTS AND SETS APPROPRIATE FLAG FOR EXTENDED ADDRESS FIELD</li> <li>• UPDATES POINTERS AND PARAMETERS</li> <li>• ENABLES DMA CONTROLLER</li> <li>• ENABLES WAIT/READY FUNCTION IN SIO</li> <li>• RETURNS FROM INTERRUPT</li> </ul>	<p>During the Hunt phase, the SIO interrupts when the programmed address matches the message address. The CPU establishes the DMA mode and all subsequent data characters are transferred by the DMA controller to memory.</p>
	<p>WHEN THE READY OUTPUT BECOMES ACTIVE, THE DMA CONTROLLER DOES THE FOLLOWING:</p> <ul style="list-style-type: none"> <li>• TRANSFERS THE DATA BYTE TO MEMORY</li> <li>• UPDATES THE POINTERS</li> </ul>	<p>During the DMA operation, the SIO monitors the <math>\overline{DCD}</math> input and the Abort sequence in the data stream to interrupt the CPU with External Status error. The Special Receive condition interrupt is caused by Receive Overrun error.</p>
	<p>WHEN END OF FRAME INTERRUPT OCCURS, THE CPU DOES THE FOLLOWING:</p> <ul style="list-style-type: none"> <li>• EXITS DMA MODE (DISABLES WAIT/READY)</li> <li>• TRANSFERS RR1 TO THE CPU</li> <li>• CHECKS THE CRC ERROR BIT STATUS AND RESIDUE CODES</li> <li>• UPDATES NR COUNT</li> <li>• ISSUES 'ERROR RESET' COMMAND TO SIO</li> </ul>	<p>Detection of End of Frame (Flag) causes interrupt and deactivates the Wait Ready function. Residue codes indicate the bit structure of the last two bytes of the message, which were transferred to memory under DMA. 'Error Reset' is issued to clear the special condition.</p>
	<p>WHEN 'ABORT SEQUENCE DETECTED' INTERRUPT OCCURS, THE CPU DOES THE FOLLOWING:</p> <ul style="list-style-type: none"> <li>• TRANSFERS RR0 TO THE CPU</li> <li>• EXITS DMA MODE</li> <li>• ISSUES THE RESET EXTERNAL STATUS INTERRUPT COMMAND TO THE SIO</li> <li>• ENTERS THE IDLE MODE</li> </ul>	<p>Abort sequence is detected when seven or more 1's are found in the data stream.</p>
	<p>WHEN THE SECOND ABORT SEQUENCE INTERRUPT OCCURS, THE CPU DOES THE FOLLOWING:</p> <ul style="list-style-type: none"> <li>• ISSUES THE RESET EXTERNAL STATUS INTERRUPT COMMAND TO THE SIO</li> </ul>	<p>CPU is waiting for Abort Sequence to terminate. Termination clears the Break Abort status bit and causes interrupt.</p>
TERMINATION	<p>REDEFINE INTERRUPT MODES, SYNC MODE AND SDLC MODES DISABLE RECEIVE MODE</p>	<p>At this point, the program proceeds to terminate this message.</p>

Table 9. SDLC Receive Mode (Continued)



# Z80-SIO Programming

To program the Z80-SIO, the system program first issues a series of commands that initialize the basic mode of operation and then other commands that qualify conditions within the selected mode. For example, the Asynchronous mode, character length, clock rate, number of stop bits, even or odd parity are first set, then the interrupt mode and, finally, receiver or transmitter enable. The WR4 parameters must be issued before any other parameters are issued in the initialization routine.

Both channels contain command registers that must be programmed via the system program prior to operation. The Channel Select input ( $B/\bar{A}$ ) and the Control/Data input ( $C/\bar{D}$ ) are the command structure addressing controls, and are normally controlled by the CPU address bus. Figure 14 illustrates the timing relationships for programming the write registers, and transferring data and status.

C/ $\bar{D}$	B/ $\bar{A}$	Function
0	0	Channel A Data
0	1	Channel B Data
1	0	Channel A Commands/Status
1	1	Channel B Commands/Status

## Write Registers

The Z80-SIO contains eight registers (WR0-WR7) in each channel that are programmed separately by the system program to configure the functional personality of the channels. With the exception of WR0, programming the write registers requires two bytes. The first byte contains three bits (D<sub>0</sub>-D<sub>2</sub>) that point to the selected register; the second byte is the actual control word that is written into the register to configure the Z80-SIO.

Note that the programmer has complete freedom, after pointing to the selected register, of either reading to test the read register or writing to initialize the write register. By designing software to initialize the Z80-SIO in a modular and structured fashion, the programmer can use powerful block I/O instructions.

WR0 is a special case in that all the basic commands (CMD<sub>0</sub>-CMD<sub>2</sub>) can be accessed with a single byte. Reset (internal or external) initializes the pointer bits D<sub>0</sub>-D<sub>2</sub> to point to WR0.

The basic commands (CMD<sub>0</sub>-CMD<sub>2</sub>) and the CRC controls (CRC<sub>0</sub>, CRC<sub>1</sub>) are contained in the first byte of any write register access. This maintains maximum flexibility and system control. Each channel contains the following control registers. These registers are addressed as commands (not data).

## WRITE REGISTER 0

WR0 is the command register; however, it is also used for CRC reset codes and to point to the other registers.

D7	D6	D5	D4	D3	D2	D1	D0
CRC Reset Code	CRC Reset Code	CMD 2	CMD 1	CMD 0	PTR 2	PTR 1	PTR 0
1	0						

**Pointer Bits (D<sub>0</sub>-D<sub>2</sub>).** Bits D<sub>0</sub>-D<sub>2</sub> are pointer bits that determine which other write register the next byte is to be written into or which read register the next byte is to be read from. The first byte written into each channel after a reset (either by a Reset command or by the external reset input) goes into WR0. Following a read or write to any register (except WR0), the pointer will point to WR0.

**Command Bits (D<sub>3</sub>-D<sub>5</sub>).** Three bits, D<sub>3</sub>-D<sub>5</sub>, are encoded to issue the seven basic Z80-SIO commands.

Command	CMD <sub>2</sub>	CMD <sub>1</sub>	CMD <sub>0</sub>	
0	0	0	0	Null Command (no effect)
1	0	0	1	Send Abort (SDLC Mode)
2	0	1	0	Reset External/Status Interrupts
3	0	1	1	Channel Reset
4	1	0	0	Enable Interrupt on next Rx Character
5	1	0	1	Reset Transmitter Interrupt Pending
6	1	1	0	Error Reset (latches)
7	1	1	1	Return from Interrupt (Channel A)


**Command 0 (Null).** The Null command has no effect. Its normal use is to cause the Z80-SIO to do nothing while the pointers are set for the following byte.

**Command 1 (Send Abort).** This command is used only with the SDLC mode to generate a sequence of eight to thirteen 1's.


**Command 2 (Reset External/Status Interrupts).** After an External/Status interrupt (a change on a modem line or a break condition, for example), the status bits of RR0 are latched. This command re-enables them and allows interrupts to occur again. Latching the status bits captures short pulses until the CPU has time to read the change.

**Command 3 (Channel Reset).** This command performs the same function as an External Reset, but only on a single channel. Channel A Reset also resets the interrupt prioritization logic. All control registers for the channel must be rewritten after a Channel Reset command.


**WRITE REGISTER 0**




**WRITE REGISTER 1**




**WRITE REGISTER 2 (CHANNEL B ONLY)**




**WRITE REGISTER 3**




**WRITE REGISTER 4**



**WRITE REGISTER 5**



**WRITE REGISTER 6**



**WRITE REGISTER 7**




Figure 9. Write Register Bit Functions

After a Channel Reset, four extra system clock cycles should be allowed for Z80-SIO reset time before any additional commands or controls are written into that channel. This can normally be the time used by the CPU to fetch the next op code.

**Command 4 (Enable Interrupt On Next Receive Character).** If the Interrupt On First Receive Character mode is selected, this command reactivates that mode after each complete message is received to prepare the Z80-SIO for the next message.

**Command 5 (Reset Transmitter Interrupt Pending).** The transmitter interrupts when the transmit buffer becomes empty if the Transmit Interrupt Enable mode is selected. In those cases where there are no more characters to be sent (at the end of message, for example), issuing this command prevents further transmitter interrupts until after the next character has been loaded into the transmit buffer or until CRC has been completely sent.

**Command 6 (Error Reset).** This command resets the error latches. Parity and Overrun errors are latched in RRI until they are reset with this command. With this scheme, parity errors occurring in block transfers can be examined at the end of the block.

**Command 7 (Return From Interrupt).** This command must be issued in Channel A and is interpreted by the Z80-SIO in exactly the same way it would interpret an RETI command on the data bus. It resets the interrupt-under-service latch of the highest-priority internal device under service and thus allows lower priority devices to interrupt via the daisy chain. This command allows use of the internal daisy chain even in systems with no external daisy chain or RETI command.

**CRC Reset Codes 0 and 1 (D<sub>6</sub> and D<sub>7</sub>).** Together, these bits select one of the three following reset commands:

CRC Reset Code 1	CRC Reset Code 0	
0	0	Null Code (no affect)
0	1	Reset Receive CRC Checker
1	0	Reset Transmit CRC Generator
1	1	Reset Tx Underrun/End Of Message latch

The Reset Transmit CRC Generator command normally initializes the CRC generator to all 0's. If the SDLC mode is selected, this command initializes the CRC generator to all 1's. The Receive CRC checker is also initialized to all 1's for the SDLC mode.

## WRITE REGISTER 1

WR1 contains the control bits for the various interrupt and Wait/Ready modes.

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>
Wait/Ready Enable	Wait Or Ready Function	Wait/Ready On Receive/ Transmit	Receive Interrupt Mode 1

D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Receive Interrupt Mode 0	Status Affects Vector	Transmit Interrupt Enable	External Interrupts Enable

**External/Status Interrupt Enable (D<sub>0</sub>).** The External/Status Interrupt Enable allows interrupts to occur as a result of transitions on the  $\overline{DCD}$ ,  $\overline{CTS}$  or  $\overline{SYNC}$  inputs, as a result of a Break/Abort detection and termination, or at the beginning of CRC or sync character transmission when the Transmit Underrun/EOM latch becomes set.

**Transmitter Interrupt Enable (D<sub>1</sub>).** If enabled, interrupts occur whenever the transmitter buffer becomes empty.

**Status Affects Vector (D<sub>2</sub>).** This bit is active in Channel B only. If this bit is not set, the fixed vector programmed in WR2 is returned from an interrupt acknowledge sequence. If this bit is set, the vector returned from an interrupt acknowledge is variable according to the following interrupt conditions:

	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	
Ch B	0	0	0	Ch B Transmit Buffer Empty
	0	0	1	Ch B External/Status Change
	0	1	0	Ch B Receive Character Available
	0	1	1	Ch B Special Receive Condition*
Ch A	1	0	0	Ch A Transmit Buffer Empty
	1	0	1	Ch A External/Status Change
	1	1	0	Ch A Receive Character Available
	1	1	1	Ch A Special Receive Condition*

\*Special Receive Conditions: Parity Error, Rx Overrun Error, Framing Error, End Of Frame (SDLC).

**Receive Interrupt Modes 0 and 1 (D<sub>3</sub> and D<sub>4</sub>).** Together these two bits specify the various character-available conditions. In Receive Interrupt modes 1, 2 and 3, a Special Receive Condition can cause an interrupt and modify the interrupt vector.

D <sub>4</sub> Receive Interrupt Mode 1	D <sub>3</sub> Receive Interrupt Mode 0	
0	0	0. Receive Interrupts Disabled
0	1	1. Receive Interrupt On First Character Only
1	0	2. Interrupt On All Receive Characters—parity error is a Special Receive condition
1	1	3. Interrupt On All Receive Characters—parity error is not a Special Receive condition

**Wait/Ready Function Selection (D<sub>5</sub>–D<sub>7</sub>).** The Wait and Ready functions are selected by controlling D<sub>5</sub>, D<sub>6</sub>, and D<sub>7</sub>. Wait/Ready function is enabled by setting Wait/Ready Enable (WR1, D<sub>7</sub>) to 1. The Ready function is selected by setting D<sub>6</sub> (Wait/Ready function) to 1. If this bit is 1, the WAIT/READY output switches from High to Low when the Z80-SIO is ready to transfer data. The Wait function is selected by setting D<sub>6</sub> to 0. If this bit is



0, the  $\overline{\text{WAIT/READY}}$  output is in the open-drain state and goes Low when active.

Both the Wait and Ready functions can be used in either the Transmit or Receive modes, but not both simultaneously. If  $D_5$  (Wait/Ready on Receive/Transmit) is set to 1, the Wait/Ready function responds to the condition of the receive buffer (empty or full). If  $D_5$  is set to 0, the Wait/Ready function responds to the condition of the transmit buffer (empty or full).

The logic states of the  $\overline{\text{WAIT/READY}}$  output when active or inactive depend on the combination of modes selected. Following is a summary of these combinations:

		If $D_7 = 0$	
		And $D_6 = 1$	And $D_6 = 0$
		$\overline{\text{READY}}$ is High	$\overline{\text{WAIT}}$ is floating
		If $D_7 = 1$	
		And $D_5 = 0$	And $D_5 = 1$
$\overline{\text{READY}}$	Is High when transmit buffer is full.	$\overline{\text{READY}}$	Is High when receive buffer is empty.
$\overline{\text{WAIT}}$	Is Low when transmit buffer is full and an SIO data port is selected.	$\overline{\text{WAIT}}$	Is Low when receive buffer is empty and an SIO data port is selected.
$\overline{\text{READY}}$	Is Low when transmit buffer is empty.	$\overline{\text{READY}}$	Is Low when receive buffer is full.
$\overline{\text{WAIT}}$	Is floating when transmit buffer is empty.	$\overline{\text{WAIT}}$	Is floating when receive buffer is full.

The  $\overline{\text{WAIT}}$  output High-to-Low transition occurs with the delay time  $t_{DLC(WR)}$  after the I/O request. The Low-to-High transition occurs with the delay  $t_{DHO(WR)}$  from the falling edge of  $\phi$ . The  $\overline{\text{READY}}$  output High-to-Low transition occurs with the delay  $t_{DL\phi(WR)}$  from the rising edge of  $\phi$ . The  $\overline{\text{READY}}$  output Low-to-High transition occurs with the delay  $t_{DLC(WR)}$  after  $\overline{\text{IORQ}}$  falls.

The Ready function can occur any time the Z80-SIO is not selected. When the  $\overline{\text{READY}}$  output becomes active (Low), the DMA controller issues  $\overline{\text{IORQ}}$  and the corresponding  $B/\overline{A}$  and  $C/\overline{D}$  inputs to the Z80-SIO to transfer data. The  $\overline{\text{READY}}$  output becomes inactive as soon as  $\overline{\text{IORQ}}$  and  $\overline{CS}$  become active. Since the Ready function can occur internally in the Z80-SIO whether it is addressed or not, the  $\overline{\text{READY}}$  output becomes inactive when any CPU data or command transfer takes place. This does not cause problems because the DMA controller is not enabled when the CPU transfer takes place.

The Wait function—on the other hand—is active only if the CPU attempts to read Z80-SIO data that has not yet been received, which occurs frequently when block transfer instructions are used. The Wait function can also become active (under program control) if the CPU tries to write data while the transmit buffer is still full. The fact that the  $\overline{\text{WAIT}}$  output for either channel can become active when the opposite channel is addressed (because the Z80-SIO is addressed) does not affect operation of software loops or block move instructions.

## WRITE REGISTER 2

WR2 is the interrupt vector register; it exists in Channel B only.  $V_4$ – $V_7$  and  $V_0$  are always returned exactly as written;  $V_1$ – $V_3$  are returned as written if the Status Affects Vector (WR1,  $D_2$ ) control bit is 0. If this bit is 1, they are modified as explained in the previous section.

D7	D6	D5	D4	D3	D2	D1	D0
$V_7$	$V_6$	$V_5$	$V_4$	$V_3$	$V_2$	$V_1$	$V_0$

## WRITE REGISTER 3

WR3 contains receiver logic control bits and parameters.

D7	D6	D5	D4
Receiver Bits/Char 1	Receiver Bits/Char 0	Auto Enables	Enter Hunt Phase
D3	D2	D1	D0
Receiver CRC Enable	Address Search Mode	Sync Char Load Inhibit	Receiver Enable

**Receiver Enable ( $D_0$ ).** A 1 programmed into this bit allows receive operations to begin. This bit should be set only after all other receive parameters are set and receiver is completely initialized.

**Sync Character Load Inhibit ( $D_1$ ).** Sync characters preceding the message (leading sync characters) are not loaded into the receive buffers if this option is selected. Because CRC calculations are not stopped by sync character stripping, this feature should be enabled only at the beginning of the message.

**Address Search Mode ( $D_2$ ).** If SDLC is selected, setting this mode causes messages with addresses not matching the programmed address in WR6 or the global (11111111) address to be rejected. In other words, no receive interrupts can occur in the Address Search mode unless there is an address match.

**Receiver CRC Enable ( $D_3$ ).** If this bit is set, CRC calculation starts (or restarts) at the beginning of the last character transferred from the receive shift register to the buffer stack, regardless of the number of characters in the stack. See “SDLC Receive CRC Checking” (SDLC Receive section) and “CRC Error Checking” (Synchronous Receive section) for details regarding when this bit should be set.

**Enter Hunt Phase ( $D_4$ ).** The Z80-SIO automatically enters the Hunt phase after a reset; however, it can be re-entered if character synchronization is lost for any reason (Synchronous mode) or if the contents of an incoming message are not needed (SDLC mode). The Hunt phase is re-entered by writing a 1 into bit  $D_4$ . This sets the Sync/Hunt bit ( $D_4$ ) in RR0.

**Auto Enables (D<sub>5</sub>).** If this mode is selected,  $\overline{\text{DCD}}$  and  $\overline{\text{CTS}}$  become the receiver and transmitter enables, respectively. If this bit is not set,  $\overline{\text{DCD}}$  and  $\overline{\text{CTS}}$  are simply inputs to their corresponding status bits in RR0.

**Receiver Bits/Characters 1 and 0 (D<sub>7</sub> and D<sub>6</sub>).** Together, these bits determine the number of serial receive bits assembled to form a character. Both bits may be changed during the time that a character is being assembled, but they must be changed before the number of bits currently programmed is reached.

D <sub>7</sub>	D <sub>6</sub>	Bits/Character
0	0	5
0	1	7
1	0	6
1	1	8

#### WRITE REGISTER 4

WR4 contains the control bits that affect both the receiver and transmitter. In the transmit and receive initialization routine, these bits should be set before issuing WR1, WR3, WR5, WR6, and WR7.

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Clock Rate	Clock Rate	Sync Modes	Sync Modes	Stop Bits	Stop Bits	Parity Even/Odd	Parity
1	0	1	0	1	0	Odd	

**Parity (D<sub>0</sub>).** If this bit is set, an additional bit position (in addition to those specified in the bits/character control) is added to transmitted data and is expected in receive data. In the Receive mode, the parity bit received is transferred to the CPU as part of the character, unless 8 bits/character is selected.

**Parity Even/Odd (D<sub>1</sub>).** If parity is specified, this bit determines whether it is sent and checked as even or odd (1 = even).

**Stop Bits 0 and 1 (D<sub>2</sub> and D<sub>3</sub>).** These bits determine the number of stop bits added to each asynchronous character sent. The receiver always checks for one stop bit. A special mode (00) signifies that a synchronous mode is to be selected.

D <sub>3</sub> Stop Bits 1	D <sub>2</sub> Stop Bits 0	
0	0	Sync modes
0	1	1 stop bit per character
1	0	1½ stop bits per character
1	1	2 stop bits per character

**Sync Modes 0 and 1 (D<sub>4</sub> and D<sub>5</sub>).** These bits select the various options for character synchronization.

Sync Mode 1	Sync Mode 0	
0	0	8-bit programmed sync
0	1	16-bit programmed sync
1	0	SDLC mode (01111110 flag pattern)
1	1	External Sync mode

**Clock Rate 0 and 1 (D<sub>6</sub> and D<sub>7</sub>).** These bits specify the multiplier between the clock ( $\overline{\text{TxC}}$  and  $\overline{\text{RxC}}$ ) and data rates. For synchronous modes, the  $\times 1$  clock rate must be specified. Any rate may be specified for asynchronous modes; however, the same rate must be used for both the receiver and transmitter. The system clock in all modes must be at least 4.5 times the data rate. If the  $\times 1$  clock rate is selected, bit synchronization must be accomplished externally.

Clock Rate 1	Clock Rate 0	
0	0	Data Rate $\times 1$ = Clock Rate
0	1	Data Rate $\times 16$ = Clock Rate
1	0	Data Rate $\times 32$ = Clock Rate
1	1	Data Rate $\times 64$ = Clock Rate

#### WRITE REGISTER 5

WR5 contains control bits that affect the operation of transmitter, with the exception of D<sub>2</sub>, which affects the transmitter and receiver.

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
DTR	Tx Bits/Char 1	Tx Bits/Char 0	Send Break	Tx Enable	CRC-16/SDLC	RTS	Tx CRC Enable

**Transmit CRC Enable (D<sub>0</sub>).** This bit determines if CRC is calculated on a particular transmit character. If it is set at the time the character is loaded from the transmit buffer into the transmit shift register, CRC is calculated on the character. CRC is not automatically sent unless this bit is set when the Transmit Underrun condition exists.

**Request To Send (D<sub>1</sub>).** This is the control bit for the  $\overline{\text{RTS}}$  pin. When the  $\overline{\text{RTS}}$  bit is set, the  $\overline{\text{RTS}}$  pin goes Low; when reset,  $\overline{\text{RTS}}$  goes High. In the Asynchronous mode,  $\overline{\text{RTS}}$  goes High only after all the bits of the character are transmitted and the transmitter buffer is empty. In Synchronous modes, the pin directly follows the state of the bit.

**CRC-16/SDLC (D<sub>2</sub>).** This bit selects the CRC polynomial used by both the transmitter and receiver. When set, the CRC-16 polynomial ( $X^{16} + X^{15} + X^2 + 1$ ) is used; when reset the SDLC polynomial ( $X^{16} + X^{12} + X^5 + 1$ ) is used. If the SDLC mode is selected, the CRC generator and checker are preset to all 1's and a special check sequence is used. The SDLC CRC polynomial must be selected when the SDLC mode is selected. If the SDLC mode is not selected, the CRC generator and checker are preset to all 0's (for both polynomials).

**Transmit Enable (D<sub>3</sub>).** Data is not transmitted until this bit is set, and the Transmit Data output is held marking. Data or sync characters in the process of being transmitted are completely sent if this bit is reset after transmission has started. If the transmitter is disabled during the transmission of a CRC character, sync or flag characters are sent instead of CRC.

## Read Registers

**Send Break (D<sub>4</sub>).** When set, this bit immediately forces the Transmit Data output to the spacing condition, regardless of any data being transmitted. When reset,  $\overline{FD}$  returns to marking.

**Transmit Bits/Characters 0 and 1 (D<sub>5</sub> and D<sub>6</sub>).** Together, D<sub>6</sub> and D<sub>5</sub> control the number of bits in each byte transferred to the transmit buffer.

D <sub>6</sub> Transmit Bits/ Character 1	D <sub>5</sub> Transmit Bits/ Character 0	Bits/Character
0	0	Five or less
0	1	7
1	0	6
1	1	8

Bits to be sent must be right justified, least-significant bits first. The Five Or Less mode allows transmission of one to five bits per character; however, the CPU should format the data character as shown in the following table.

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	
1	1	1	1	0	0	0	D	Sends one data bit
1	1	1	0	0	0	D	D	Sends two data bits
1	1	0	0	0	D	D	D	Sends three data bits
1	0	0	0	D	D	D	D	Sends four data bits
0	0	0	D	D	D	D	D	Sends five data bits

**Data Terminal Ready (D<sub>7</sub>).** This is the control bit for the DTR pin. When set,  $\overline{DTR}$  is active (Low); when reset,  $\overline{DTR}$  is inactive (High).

### WRITE REGISTER 6

This register is programmed to contain the transmit sync character in the Monosync mode, the first eight bits of a 16-bit sync character in the Bisync mode, or a transmit sync character in the External Sync mode. In the SDLC mode, it is programmed to contain the secondary address field used to compare against the address field of the SDLC frame.

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Sync 7	Sync 6	Sync 5	Sync 4	Sync 3	Sync 2	Sync 1	Sync 0

### WRITE REGISTER 7

This register is programmed to contain the receive sync character in the Monosync mode, a second byte (last eight bits) of a 16-bit sync character in the Bisync mode, or a flag character (01111110) in the SDLC mode. WR7 is not used in the External Sync mode.

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Sync 15	Sync 14	Sync 13	Sync 12	Sync 11	Sync 10	Sync 9	Sync 8

The Z80-SIO contains three registers, RR0-RR2 (Figure 10), that can be read to obtain the status information for each channel (except for RR2—Channel B only). The status information includes error conditions, interrupt vector and standard communications-interface signals.

To read the contents of a selected read register other than RR0, the system program must first write the pointer byte to WR0 in exactly the same way as a write register operation. Then, by executing an input instruction, the contents of the addressed read register can be read by the CPU.

The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring. For example, when the interrupt vector indicates that a Special Receive Condition interrupt has occurred, all the appropriate error bits can be read from a single register (RR1).

### READ REGISTER 0

This register contains the status of the receive and transmit buffers; the  $\overline{DCD}$ ,  $\overline{CTS}$  and  $\overline{SYNC}$  inputs; the Transmit Underrun/EOM latch; and the Break/Abort latch.

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Break/ Abort	Trans- mit Under- run/ EOM	CTS	Sync/ Hunt	DCD	Trans- mit Buffer Empty	Inter- rupt Pend- ing (Ch. A only)	Receive Charac- ter Avail- able (Ch. A only)

**Receive Character Available (D<sub>0</sub>).** This bit is set when at least one character is available in the receive buffer; it is reset when the receive FIFO is completely empty.

**Interrupt Pending (D<sub>1</sub>).** Any interrupting condition in the Z80-SIO causes this bit to be set; however, it is readable only in Channel A. This bit is mainly used in applications that do not have vectored interrupts available. During the interrupt service routine in these applications, this bit indicates if any interrupt conditions are present in the Z80-SIO. This eliminates the need for analyzing all the bits of RR0 in both Channels A and B. Bit D<sub>1</sub> is reset when all the interrupting conditions are satisfied. This bit is always 0 in Channel B.

**Transmit Buffer Empty (D<sub>2</sub>).** This bit is set whenever the transmit buffer becomes empty, except when a CRC character is being sent in a synchronous or SDLC mode. The bit is reset when a character is loaded into the transmit buffer. This bit is in the set condition after a reset.

**Data Carrier Detect (D<sub>3</sub>).** The DCD bit shows the state of the DCD input at the time of the last change of any of the five External/Status bits (DCD, CTS, Sync/Hunt, Break/Abort or Transmit Underrun/EOM). Any transition of the  $\overline{DCD}$  input causes the DCD bit to be latched

and causes an External/Status interrupt. To read the current state of the DCD bit, this bit must be read immediately following a Reset External/Status Interrupt command.

**Sync/Hunt (D<sub>4</sub>).** Since this bit is controlled differently in the Asynchronous, Synchronous and SDLC modes, its operation is somewhat more complex than that of the other bits and therefore requires more explanation.

In asynchronous modes, the operation of this bit is similar to the DCD status bit, except that Sync/Hunt shows the state of the SYNC input. Any High-to-Low transition on the SYNC pin sets this bit and causes an External/Status interrupt (if enabled). The Reset External/Status Interrupt command is issued to clear the interrupt. A Low-to-High transition clears this bit and sets the External/Status interrupt. When the External/Status interrupt is set by the change in state of any other input or condition, this bit shows the inverted state of the SYNC pin at the time of the change. This bit must be read immediately following a Reset External/Status Interrupt command to read the current state of the SYNC input.


In the External Sync mode, the Sync/Hunt bit operates in a fashion similar to the Asynchronous mode, except the Enter Hunt Mode control bit enables the external sync detection logic. When the External Sync Mode and Enter Hunt Mode bits are set (for example, when the receiver is enabled following a reset), the SYNC input must be held High by the external logic until external character synchronization is achieved. A High at the SYNC input holds the Sync/Hunt status bit in the reset condition.

When external synchronization is achieved, SYNC must be driven Low on the second rising edge of RxC after that rising edge of RxC on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the SYNC input. Once SYNC is forced Low, it is a good practice to keep it Low until the CPU informs the external sync logic that synchronization has been lost or a new message is about to start. Refer to Figure 18 for timing details. The High-to-Low transition of the SYNC input sets the Sync/Hunt bit, which—in turn—sets the External/Status interrupt. The CPU must clear the interrupt by issuing the Reset External/Status Interrupt command.


When the SYNC input goes High again, another External/Status interrupt is generated that must also be cleared. The Enter Hunt Mode control bit is set whenever character synchronization is lost or the end of message is detected. In this case, the Z80-SIO again looks for a High-to-Low transition on the SYNC input and the operation repeats as explained previously. This implies the CPU should also inform the external logic that character synchronization has been lost and that the Z80-SIO is waiting for SYNC to become active.

In the Monosync and Bisync Receive modes, the Sync/Hunt status bit is initially set to 1 by the Enter Hunt Mode bit. The Sync/Hunt bit is reset when the Z80-SIO establishes character synchronization. The

**READ REGISTER 0**



**READ REGISTER 1†**



**READ REGISTER 2**




Figure 10. Read Register Bit Functions

High-to-Low transition of the Sync/Hunt bit causes an External/Status interrupt that must be cleared by the CPU issuing the Reset External/Status Interrupt command. This enables the Z80-SIO to detect the next transition of other External/Status bits.

When the CPU detects the end of message or that character synchronization is lost, it sets the Enter Hunt Mode control bit, which—in turn—sets the Sync/Hunt bit to 1. The Low-to-High transition of the Sync/Hunt bit sets the External/Status interrupt, which must also be cleared by the Reset External/Status Interrupt command. Note that the SYNC pin acts as an output in this mode and goes Low every time a sync pattern is detected in the data stream.

In the SDLC mode, the Sync/Hunt bit is initially set by the Enter Hunt mode bit, or when the receiver is disabled. In any case, it is reset to 0 when the opening flag of the first frame is detected by the Z80-SIO. The External/Status interrupt is also generated, and should be handled as discussed previously.

Unlike the Monosync and Bisync modes, once the Sync/Hunt bit is reset in the SDLC mode, it does not need to be set when the end of message is detected. The Z80-SIO automatically maintains synchronization. The only way the Sync/Hunt bit can be set again is by the Enter Hunt Mode bit, or by disabling the receiver.

**Clear To Send (D<sub>5</sub>).** This bit is similar to the DCD bit, except that it shows the inverted state of the CTS pin.

**Transmit Underrun/End Of Message (D<sub>6</sub>).** This bit is in a set condition following a reset (internal or external). The only command that can reset this bit is the Reset Transmit Underrun/EOM Latch command (WR0, D<sub>6</sub> and D<sub>7</sub>). When the Transmit Underrun condition occurs, this bit is set; its becoming set causes the External/Status interrupt, which must be reset by issuing the Reset External/Status Interrupt command bits (WR0). This status bit plays an important role in conjunction with other control bits in controlling a transmit operation. Refer to “Bisync Transmit Underrun” and “SDLC Transmit Underrun” for additional details.

**Break/Abort (D<sub>7</sub>).** In the Asynchronous Receive mode, this bit is set when a Break sequence (null character plus framing error) is detected in the data stream. The External/Status interrupt, if enabled, is set when Break is detected. The interrupt service routine must issue the Reset External/Status Interrupt command (WR0, CMD<sub>2</sub>) to the break detection logic so the Break sequence termination can be recognized.

The Break/Abort bit is reset when the termination of the Break sequence is detected in the incoming data stream. The termination of the Break sequence also causes the External/Status interrupt to be set. The Reset External/Status Interrupt command must be issued to enable the break detection logic to look for the next Break sequence. A single extraneous null character is

present in the receiver after the termination of a break; it should be read and discarded.

In the SDLC Receive mode, this status bit is set by the detection of an Abort sequence (seven or more 1's). The External/Status interrupt is handled the same way as in the case of a Break. The Break/Abort bit is not used in the Synchronous Receive mode.

## READ REGISTER 1

This register contains the Special Receive condition status bits and Residue codes for the I-field in the SDLC Receive Mode.

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
End Of Frame (SDLC)	CRC/ Framing Error	Receiver Overrun Error	Parity Error	Residue Code 2	Residue Code 1	Residue Code 0	All Sent

**All Sent (D<sub>0</sub>).** In asynchronous modes, this bit is set when all the characters have completely cleared the transmitter. Transitions of this bit do not cause interrupts. It is always set in synchronous modes.

**Residue Codes 0, 1 and 2 (D<sub>1</sub>–D<sub>3</sub>).** In those cases of the SDLC receive mode where the I-field is not an integral multiple of the character length, these three bits indicate the length of the I-field. These codes are meaningful only for the transfer in which the End Of Frame bit is set (SDLC). For a receive character length of eight bits per character, the codes signify the following:

Residue Code 2	Residue Code 1	Residue Code 0	I-Field Bits In Previous Byte	I-Field Bits In Second Previous Byte
1	0	0	0	3
0	1	0	0	4
1	1	0	0	5
0	0	1	0	6
1	0	1	0	7
0	1	1	0	8
1	1	1	1	8
0	0	0	2	8

I-Field bits are right-justified in all cases.

If a receive character length different from eight bits is used for the I-field, a table similar to the previous one may be constructed for each different character length. For no residue (that is, the last character boundary coincides with the boundary of the I-field and CRC field), the Residue codes are:

Bits per Character	Residue Code 2	Residue Code 1	Residue Code 0
8 Bits per Character	0	1	1
7 Bits per Character	0	0	0
6 Bits per Character	0	1	0
5 Bits per Character	0	0	1

**Parity Error (D<sub>4</sub>).** When parity is enabled, this bit is set for those characters whose parity does not match the programmed sense (even/odd). The bit is latched, so once an error occurs, it remains set until the Error Reset command (WR0) is given.

**Receive Overrun Error (D<sub>5</sub>).** This bit indicates that more than three characters have been received without a read from the CPU. Only the character that has been written over is flagged with this error, but when this character is read, the error condition is latched until reset by the Error Reset command. If Status Affects Vector is enabled, the character that has been overrun interrupts with a Special Receive Condition vector.

**CRC/Framing Error (D<sub>6</sub>).** If a Framing Error occurs (asynchronous modes), this bit is set (and not latched) for the receive character in which the Framing Error occurred. Detection of a Framing Error adds an additional one-half of a bit time to the character time so the Framing Error is not interpreted as a new start bit. In synchronous and SDLC modes, this bit indicates the result of comparing the CRC checker to the appropriate check value. This bit is reset by issuing an Error Reset command. The bit is not latched, so it is always updated when the next character is received. When used for CRC error and status in synchronous modes, it is usually set since most bit combinations result in a non-zero CRC except for a correctly completed message.

**End Of Frame (D<sub>7</sub>).** This bit is used only with the SDLC mode and indicates that a valid ending flag has been received and that the CRC Error and Residue codes are also valid. This bit can be reset by issuing the Error Reset command. It is also updated by the first character of the following frame.

**READ REGISTER 2 (Ch. B Only)**

This register contains the interrupt vector written into WR2 if the Status Affects Vector control bit is not set. If the control bit is set, it contains the modified vector shown in the Status Affects Vector paragraph of the Write Register 1 section. When this register is read, the vector returned is modified by the highest priority interrupting condition at the time of the read. If no interrupts are pending, the vector is modified with V<sub>3</sub>=0, V<sub>2</sub>=1 and V<sub>1</sub>=1. This register may be read only through Channel B.

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
V <sub>7</sub>	V <sub>6</sub>	V <sub>5</sub>	V <sub>4</sub>	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>
				Variable if Status Affects Vector is enabled			



# Applications

The flexibility and versatility of the Z80-SIO make it useful for numerous applications, a few of which are included here. These examples show several applications that combine the Z80-SIO with other members of the Z80 family.

Figure 11 shows simple processor-to-processor communication over a direct line. Both remote processors in this system can communicate to the Z80-CPU with different protocols and data rates. Depending on the complexity of the application, other Z80 peripheral circuits (Z80-CTC, for example) may be required. The unused channel of the Z80-SIO can be used to control other peripherals or they can be connected to other remote processors.

Figure 12 illustrates how both channels of a single Z80-SIO are used with modems that have primary and secondary, or reverse channel options. Alternatively, two modems without these options can be connected to the Z80-SIO. A suitable baud-rate generator (Z80-CTC) must be used for asynchronous modems.

Figure 13 shows the Z80-SIO in a data concentrator, a relatively complex application that uses two Z80-SIOs to perform a variety of functions. The data concentrator can be used to collect data from many terminals

over low-speed lines and transmit it over a single high-speed line after editing and reformatting.

The Z80-DMA controller circuit is used with Z80-SIO #2 to transmit the reformatted data at high speed with the required protocol. The high-speed modem provides the transmit clock for this channel. The Z80-CTC counter-timer circuit supplies the transmit and receive clocks for the low-speed lines and is also used as a time-out counter for various functions.

Z80-SIO #1 controls local or remote terminals. A single intelligent terminal is shown within the dashed lines. The terminal employs a Z80-SIO to communicate to the data concentrator on one channel while providing the interface to a line printer over its second channel. The intelligent terminal shown could be designed to operate interactively with the operator.

Depending on the software and hardware capabilities built into this system, the data concentrator can employ store-and-forward or hold-and-forward methods for regulating information traffic between slow terminals and the high-speed remote processor. If the high-speed channel is provided with a dial-out option, the channel can be connected to a number of remote processors over a switched line.




Figure 11. Synchronous/Asynchronous Processor-to-Processor Communication (Direct Wire to Two Remote Locations)




Figure 12. Synchronous/Asynchronous Processor-to-Processor Communication (Using Telephone Line)






Figure 13. Data Concentrator

# Timing

## READ CYCLE

The timing signals generated by a Z80-CPU input instruction to read a Data or Status byte from the Z80-SIO are illustrated in Figure 14a.




Figure 14a. Read Cycle

## WRITE CYCLE

Figure 14b illustrates the timing and data signals generated by a Z80-CPU output instruction to write a Data or Control byte into the Z80-SIO.




Figure 14b. Write Cycle

## INTERRUPT ACKNOWLEDGE CYCLE

After receiving an Interrupt Request signal ( $\overline{INT}$  pulled Low), the Z80-CPU sends an Interrupt Acknowledge signal ( $\overline{M1}$  and  $\overline{IORQ}$  both Low). The daisy-chained interrupt circuits determine the highest priority interrupt requestor. The  $\overline{IEI}$  of the highest priority peripheral is terminated High. For any peripheral that has no interrupt pending or under service,  $\overline{IEO} = \overline{IEI}$ . Any peripheral that does have an interrupt pending or under service forces its  $\overline{IEO}$  Low.

To insure stable conditions in the daisy chain, all interrupt status signals are prevented from changing while  $\overline{M1}$  is Low. When  $\overline{IORQ}$  is Low, the highest priority interrupt requestor (the one with  $\overline{IEI}$  High) places its interrupt vector on the data bus and sets its internal interrupt-under-service latch.




Figure 14c. Interrupt Acknowledge Cycle

## RETURN FROM INTERRUPT CYCLE

Normally, the Z80-CPU issues a RETI (RETURN from Interrupt) instruction at the end of an interrupt service routine. RETI is a 2-byte opcode (ED-4D) that resets the interrupt-under-service latch to terminate the interrupt that has just been processed. This is accomplished by manipulating the daisy chain in the following way.

The normal daisy chain operation can be used to detect a pending interrupt; however, it cannot distinguish between an interrupt under service and a pending unacknowledged interrupt of a higher priority. Whenever "ED" is decoded, the daisy chain is modified by forcing High the  $\overline{IEO}$  of any interrupt that has not yet been acknowledged. Thus the daisy chain identifies the device presently under service as the only one with an  $\overline{IEI}$  High and an  $\overline{IEO}$  Low. If the next opcode byte is "4D," the interrupt-under-service latch is reset.




Figure 14d. Return from Interrupt Cycle

The ripple time of the interrupt daisy chain (both the High-to-Low and the Low-to-High transitions) limits the number of devices that can be placed in the daisy chain. Ripple time can be improved with carry-look-ahead, or by extending the interrupt acknowledge cycle. For further information about techniques for increasing the number of daisy-chained devices, refer to Zilog Application Note 03-0041-01 (*The Z80 Family Program Interrupt Structure*).

## DAISY CHAIN INTERRUPT NESTING

Figure 15 illustrates the daisy chain configuration of interrupt circuits and their behavior with nested interrupts (an interrupt that is interrupted by another with a higher priority).

Each box in the illustration could be a separate external Z80 peripheral circuit with a user-defined order of interrupt priorities. However, a similar daisy chain structure also exists inside the Z80-SIO, which has six interrupt levels with a fixed order of priorities.

The case illustrated occurs when the transmitter of Channel B interrupts and is granted service. While this interrupt is being serviced, it is interrupted by a higher priority interrupt from Channel A. The second interrupt is serviced and—upon completion—a RETI instruction is executed or a RETI command is written into the Z80-SIO, resetting the interrupt-under-service latch of the Channel A interrupt. At this time, the service routine for Channel B is resumed. When it is completed, another RETI instruction is executed to complete the interrupt service.





Figure 15. Typical Interrupt Sequence

# AC Characteristics


$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = +5\text{V}, \pm 5\%$



Signal	Symbol	Parameter	Z80-SIO		Z80A-SIO		Unit
			Min	Max	Min	Max	
$\phi$	$t_c(\phi)$	Clock Period	400	4000	250	4000	ns
	$t_w(\phi H)$	Clock Pulse Width, clock HIGH	170	2000	105	2000	ns
	$t_w(\phi L)$	Clock Pulse Width, clock LOW	170	2000	105	2000	ns
	$t_r, t_f$	Clock Rise and Fall Times	0	30	0	30	ns
	$t_h$	Any Unspecified Hold Time for setup times specified below	0		0		ns
CE, BA, C/D, IORQ	$t_{S_i}(CS)$	Control Signal Setup Time to rising edge of $\phi$ during Read or Write Cycle	160		145		ns
D <sub>0</sub> -D <sub>7</sub>	$t_{D_o}(D)$	Data Output Delay from rising edge of $\phi$ during Read Cycle		240		220	ns
	$t_{S_i}(D)$	Data Setup Time to rising edge of $\phi$ during Write or M1 Cycle	50		50		ns
	$t_{F}(D)$	Data Output Delay from falling edge of $\phi$ during INTA Cycle		340		160	ns
	$t_{HR}(D)$	Delay to Floating Bus (output buffer disable time)		230		110	ns
IEI	$t_{S_i}(IEI)$	IEI Setup Time to falling edge of $\phi$ during INTA Cycle	200		140		ns
IEO	$t_{DH}(IO)$	IEO Delay Time from rising edge of IEI (after ED decoder)		150		100	ns
	$t_{DL}(IO)$	IEO Delay Time from falling edge of IEI		150		100	ns
	$t_w(\phi IO)$	IEO Delay Time from falling edge of M1 interrupt occurring just prior to M1)		300		190	ns
M1	$t_{S_i}(M1)$	M1 Setup Time to rising edge of $\phi$ during INTA or M1 Cycle	210		90		ns
RD	$t_{S_i}(RD)$	RD Setup Time to rising edge of $\phi$ during Read or M1 Cycle	240		115		ns

\*If WAIT from the SIO is to be used,  $\overline{CE}$ ,  $\overline{IORQ}$ ,  $C/D$  and  $\overline{M1}$  must be valid for as long as the Wait condition is to persist.

## AC Characteristics (Continued)




### NOTES:

1. The SYNC input must be driven Low on the rising edge of RxC delayed two complete clock cycles from the last bit of the sync character.
2. Data character assembly begins on the next Receive Clock cycle after the last bit of the sync character is received.

Signal	Symbol	Parameter	Z80-SIO		Z80A-SIO		Unit
			Min	Max	Min	Max	
INT	$t_{DRx}(INT)$	INT Delay Time from rising edge of RxC	10	13	10	13	$\phi$ periods
	$t_{DTx}(INT)$	INT Delay Time from transition of Xmit Data Bit	5	9	5	9	$\phi$ periods
CTS $\bar{A}$ , CTSB $\bar{B}$ , DCDA, DCDB, SYNCA, SYNCB	$t_w(PH)$	Minimum HIGH Pulse Width for latching state into register and generating interrupt	200		200		ns
	$t_w(PL)$	Minimum LOW Pulse Width for latching state into register and generating interrupt	200		200		ns
SYNCA, SYNCB	$t_{D1}(SY)$	Sync Pulse Delay Time from rising edge of RxC, Output Modes	4	7	4	7	$\phi$ periods
	$t_{DRxC}(SY)$	Sync Pulse Delay Time from rising edge of RxC External Sync Mode		100		100	ns
TxCA, TxCB	$t_c(TxC)$	Transmit Clock Period	400	$\infty$	400	$\infty$	ns
	$t_w(TcH)$	Transmit Clock Pulse Width, clock HIGH	180	$\infty$	180	$\infty$	ns
	$t_w(TcL)$	Transmit Clock Pulse Width, clock LOW	180	$\infty$	180	$\infty$	ns
TxDA, TxDB	$t_D(TxD)$	TxD Output Delay from falling Edge of TxC (x1 Clock Mode)		400		300	ns
RxCA, RxCB	$t_c(RxC)$	Receive Clock Period	400	$\infty$	400	$\infty$	ns
	$t_w(RcH)$	Receive Clock Pulse Width, clock HIGH	180	$\infty$	180	$\infty$	ns
	$t_w(RcL)$	Receive Clock Pulse Width, clock LOW	180	$\infty$	180	$\infty$	ns
RxDA, RxDB	$t_s(RxC)$	Setup Time to rising edge of RxC, x1 mode	0		0		ns
	$t_h(RxC)$	Hold Time from rising edge of RxC, x1 mode	140		140		ns

<sup>†</sup>In all modes, the system clock ( $\phi$ ) rate must be at least 4.5 times the maximum data rate. RESET must be active a minimum of one complete  $\phi$  cycle.

## AC Characteristics (Continued)



Signal	Symbol	Parameter	Z80-SIO		Z80A-SIO		Unit
			Min	Max	Min	Max	
$INT$	$t_{D\phi}(IT)$	$INT$ Delay Time from rising edge of $\phi$		200	200		ns
	$t_{DIC}(W R)$	$WAIT READY$ Delay Time from $\overline{IORQ}$ or $\overline{CE}$ in Wait Mode		180	130		ns
	$t_{DHo}(W R)$	$WAIT READY$ Delay Time from falling edge of $\phi$ $WAIT READY$ HIGH, Wait Mode		150	130		ns
$WAIT READY$	$t_{oRx}(W R)$	$WAIT READY$ Delay Time from rising edge of $RxC$ Data Bit, Ready Mode	10	13	10	13	$\phi$ periods
	$t_{oTx}(W R)$	$WAIT READY$ Delay Time from center of Transmit Data Bit, Ready Mode	5	9	5	9	$\phi$ periods
	$t_{oL\phi}(W R)$	$WAIT READY$ Delay Time from rising edge of $\phi$ , $WAIT READY$ LOW, Ready Mode		120		120	ns

## DC Characteristics


$T_A = 0^\circ C$  to  $70^\circ C$ ,  $V_{CC} = +5V$ ,  $\pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Condition
$V_{IL}$	Clock Input Low Voltage	-0.3	+0.45	V	
$V_{IH}$	Clock Input High Voltage	$V_{CC} - 0.6$	+5.5	V	
$V_{OL}$	Input Low Voltage	-0.3	+0.8	V	
$V_{OH}$	Input High Voltage	+2.0	+5.5	V	
$V_{OL}$	Output Low Voltage		+0.4	V	$I_{OL} = 2.0$ mA
$V_{OH}$	Output High Voltage	+2.4		V	$I_{OH} = -250$ $\mu A$
$I_{IL}$	Input Leakage Current	-10	+10	$\mu A$	$0 \leq V_{IN} \leq V_{CC}$
$I_{Iz}$	3-State Output/Data Bus Input Leakage Current	-10	+10	$\mu A$	$0 \leq V_{IN} \leq V_{CC}$
$I_{Lsync}$	SYNC Pin Leakage Current	-40	+10	$\mu A$	
$I_{PS}$	Power Supply Current		100	mA	

## Capacitance


$T_A = 25^\circ C$ ,  $f = 1$  MHz

Symbol	Parameter	Min.	Max.	Unit	Test Condition
C	Clock Capacitance		40	pF	
$C_{IN}$	Input Capacitance		5	pF	Unmeasured pins returned to ground
$C_{OUT}$	Output Capacitance		10	pF	




$C_L = 50$  pF. Increase delay by 10 ns for each 50 pF increase in  $C_L$ , up to 200 pF maximum.

## Package Configurations



## Package Outlines



**40-Pin Plastic**

**40-Pin Ceramic**

## Ordering Information

- C — Ceramic
- P — Plastic
- S — Standard 5V ± 5%, 0° to 70°C
- E — Extended 5V ± 5%, -40° to 85°C
- M — Military 5V ± 10%, -55° to 125°C
- /0 — Type 0 Bonding
- /1 — Type 1 Bonding
- /2 — Type 2 Bonding

*Example:*

Z80-SIO/1 CS (Ceramic—Standard Range—Type 1 Bonding)

Z80-SIO/0 PS (Plastic — Standard Range — Type 0 Bonding)







## READER'S COMMENTS

Your feedback about this document is important to us: only in this way can we ascertain your needs and fulfill them in the future. Please take the time to fill out this questionnaire and return it to us. This information will be helpful to us, and, in time, to the future users of Zilog systems. Thank you.

Your Name: \_\_\_\_\_

Company Name: \_\_\_\_\_

Address: \_\_\_\_\_

Title of this document: \_\_\_\_\_

What software products do you have? \_\_\_\_\_

\_\_\_\_\_

What is your hardware configuration (including memory size)? \_\_\_\_\_

\_\_\_\_\_

Does this publication meet your needs?  Yes  No

If not, why not? \_\_\_\_\_

\_\_\_\_\_

How do you use this publication? (Check all that apply)

As an introduction to the subject?

As a reference manual?

As an instructor or student?

How do you find the material?

	Excellent	Good	Poor
Technicality	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Organization	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Completeness	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

What would have improved the material? \_\_\_\_\_

\_\_\_\_\_

Other comments, suggestions or corrections: \_\_\_\_\_

\_\_\_\_\_

If you found any mistakes in this document, please let us know what and where they were:

\_\_\_\_\_

\_\_\_\_\_

---

**Business Reply Mail**

No Postage Necessary if Mailed in the United States

---


Postage Will Be Paid By



**Zilog**  
**Software Department Librarian**  
**10460 Bubb Road**  
**Cupertino, California 95014**

First Class

Permit No. 475  
Cupertino  
California  
95014







# Zilog

10340 Bubb Road  
Cupertino, California 95014  
Telephone (408) 446-4666  
TWX 910-338-7621

