
Subject: All: Please review verilog code

Posted by [yoda](#) on Sat, 25 Jun 2016 00:41:40 GMT

[View Forum Message](#) <> [Reply to Message](#)

Hi everyone

Attached is the glue code for the Xagdin board using a EPM7128SQC100 CPLD. The byte decode GAL and the DRAM glue GAL remain intact for now. The byte decode GAL could fit into the CPLD but I only had 4 pins free then and I thought better to have a few spares. There are spares in the 2 GALs as well so there should be enough free pins to do any patch work that is needed. If people could review the verilog code and see if they see any problems I would appreciate it. This is my first dive into verilog other than doing blinking light and simple logic so there are probably better ways to do what I am doing. I am interested in all comments.

Thanks

Dave

File Attachments

1) [xagdiv.v.pdf](#), downloaded 551 times
