|
|
Re: Jackalope Progress [message #2504 is a reply to message #2502] |
Fri, 21 April 2017 14:18 |
mikemac
Messages: 249 Registered: March 2017
|
Senior Member |
|
|
yoda wrote on Fri, 21 April 2017 13:09Jackalope boards arrived today!
Yes it did! Along with 3 breakout boards I assume for the FPGA, video, and Ethernet chips.
So who's a reputable supplier of 68030s, 68881s, 68681s, ... Just in case I go crazy and try yo populate my board.
Mike
[Updated on: Fri, 21 April 2017 14:19] Report message to a moderator
|
|
|
|
Re: Jackalope Progress [message #2506 is a reply to message #2502] |
Fri, 21 April 2017 14:57 |
mikemac
Messages: 249 Registered: March 2017
|
Senior Member |
|
|
yoda wrote on Fri, 21 April 2017 13:09
First ERRATA: 5 Volts is connected to wrong pin on J1. On Gryphon and Xagdin it was pin 1. On Jackalope it is pin 4. Beware - power connections through J1 have to be changed
According to http://pinouts.ru/Power/BigPower_pinout.shtml, the Jackalope board is correct. Luckily the socket is symmetrical so you can insert it which ever way works for you.
Mike
|
|
|
|
|
|
|
|
|
|
|
Re: Jackalope Progress [message #2523 is a reply to message #2519] |
Sat, 22 April 2017 09:42 |
lynchaj
Messages: 1017 Registered: June 2016
|
Senior Member |
|
|
Yes, those darn molex power connectors have caused many problems on boards! I think John Coffman made a new footprint with the little wedges cut out on the sides so the connector gets installed right the first time. I'll fix it in the update. Keep digging and posting errata. We'll sort it out. Thanks, Andrew Lynch
The good news is your 12V (yellow wire) is in the right place so that's good news. It is a good practice to always verify power and ground *before* installing components or applying power to board! Things happen.
[Updated on: Sat, 22 April 2017 09:44] Report message to a moderator
|
|
|
|
|
|
Re: Jackalope Progress [message #2536 is a reply to message #2530] |
Sat, 22 April 2017 18:30 |
lynchaj
Messages: 1017 Registered: June 2016
|
Senior Member |
|
|
Thanks John,
If I use the right pins to the right signals, the footprint has to be right since there is no way to "flip" it relative to the numbered pins.
The Xagdin power input connector had the right pins but the signals were flipped. The darn footprint is just ambiguous. I don't think the double lines actually mean anything.
Do the double lines denote the flat side of the bornier connector?
[Updated on: Sat, 22 April 2017 18:36] Report message to a moderator
|
|
|
Re: Jackalope Progress [message #2537 is a reply to message #2536] |
Sat, 22 April 2017 19:20 |
mikemac
Messages: 249 Registered: March 2017
|
Senior Member |
|
|
lynchaj wrote on Sat, 22 April 2017 18:30Thanks John,
If I use the right pins to the right signals, the footprint has to be right since there is no way to "flip" it relative to the numbered pins.
The Xagdin power input connector had the right pins but the signals were flipped. The darn footprint is just ambiguous. I don't think the double lines actually mean anything.
Do the double lines denote the flat side of the bornier connector?
I'd suggest using the symbol from backplane-8 or backplane-3. They are correct and use the beveled corners that match the socket. I think they're much clearer.
The one you're using looks like it came from backplane-12. It has +5V on pin 1.
6x0x-ATX-6U uses a combination of bevels and extra straight line.
Mike
|
|
|
|
Re: Jackalope Progress [message #2554 is a reply to message #2553] |
Mon, 24 April 2017 13:06 |
|
yoda
Messages: 125 Registered: October 2015 Location: Cedar Rapids, IA
|
Senior Member |
|
|
I should have something up in the next couple of days - have to work tonight so won't make much progress. Board is assembled and initial smoke test was good - no fires, smoke etc and 5Volts at appropriate pins. Next up is plug in minimal components and start with ROMLoop with logic analyzer and verify basic signals, then get serial port working. Hope to get a lot of that done tomorrow night if I don't run into too many issues. I have upgraded my tool chain to the latest and greatest and need to do verification of it as well. We should know by mid week if it is alive or not.
Dave
[Updated on: Mon, 24 April 2017 13:07] Report message to a moderator
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Re: Jackalope Progress [message #5945 is a reply to message #2502] |
Mon, 11 February 2019 12:37 |
stevemoody
Messages: 13 Registered: February 2019
|
Junior Member |
|
|
I've been looking at designing a board based on the 68030 and was looking at the Gryphon/Jackalope schematics as a starting point rather than having to start from scratch.
I've got a question about the DRAM controller being used here. Considering the last post has yoda's comment "Then the dreaded DRAM work" I was wondering if there's been any luck getting it working?
Looking at the schematic for the DP8422V it seems that the design seems to have been taken out of the Interfacing with the 68030 microprocessor app note. After spending some time reading through the datasheet and app note it looks like there's possibly an error in the schematic or I'm missing something
The app note design is for 32M of RAM using 2 banks for DRAM not 1. Currently on the Jackalope the address line A4 is connected to B1 (pin 40) on the DP8422.
From the app note:
Quote:The memory banks are interleaved on every four word (32-bit word) boundry. This means that the address bit (A4) is tied to the bank select input of the DP8422A (B1).
From my understanding of the app note this would RAS 0/1 and CAS0/1 to access each bank depending on the state of A4. It seems if it's not using a dual bank design then having A4 connected to B1 means that the A4 line is not going to be used when accessing ram. Also only using 1 bank of ram instead of 2 would restrict you to only 16M of ram instead of 32M.
I could be that I'm reading this completely wrong as the datasheet is not the easiest to read through and I've still not worked out the programming bits correctly yet but looking at the schematic as it is I'm struggling to see how it's going to work.
[Updated on: Mon, 11 February 2019 12:38] Report message to a moderator
|
|
|
Re: Jackalope Progress [message #5946 is a reply to message #5945] |
Mon, 11 February 2019 17:02 |
mikemac
Messages: 249 Registered: March 2017
|
Senior Member |
|
|
If you haven't already, you might check out the design for the KISS-68030. It works!
Jackalope never really got any momentum towards working out the bugs.
Mike
|
|
|