










Z80 BUS INTERFACE



IO ADDRESS SELECT CIRCUIT




ROM MEMORY PAGING CONFIGURATION LATCH




Truth table for BOOT\_ROM and BOOT\_OVERRIDE signals.

Note: IO Address Port 57C
S1=on - A7 (low)
S2=off - A6 (high)
S3=off - A5 (high)
S4=off - A4 (high)
S5=off - A3 (high)
S6=off - A2 (high)
S7=on - A1 (low)
S8=on - A0 (low)



Truth table for BOOT\_ROM and BOOT\_OVERRIDE signals.

Note: IO Address Port 57C
S1=on - A7 (low)
S2=off - A6 (high)
S3=off - A5 (high)
S4=off - A4 (high)
S5=off - A3 (high)
S6=off - A2 (high)
S7=on - A1 (low)
S8=on - A0 (low)



Enable ROM when memory request is received (b/MREQ=0) and accessing lower 32K (bA15=0) and ROM enable is active (/LOW\_ROM\_EN=0)
ROM0
K1 = USE FOR 32 PIN EPROM OR 28 PIN EPROM
K6 = USE FOR 27C080 EPROM OR 29C040 FLASH
KB = USE FOR 27C080 EPROM OR 29C040 FLASH
ROM1
K3 = USE FOR 32 PIN EPROM OR 28 PIN EPROM
K4 = USE FOR 27C080 EPROM OR 29C040 FLASH
K5 = USE FOR 27C080 EPROM OR 29C040 FLASH




Table of spare components including U10, U11, U12, U13, U14, U15, U16, U17, U18, U19, U20, U21, U22, U23, U24, U25, U26, U27, U28, U29, U30, U31, U32, U33, U34, U35, U36, U37, U38, U39, U40.