RetroBrew Computers Forum
Discussion forum for the RetroBrew Computers community.

Home » RBC Forums » General Discussion » Gryphon 68030
Re: Gryphon 68030 [message #1559 is a reply to message #1013] Fri, 03 February 2017 05:05 Go to previous messageGo to previous message
lynchaj is currently offline  lynchaj
Messages: 1080
Registered: June 2016
Senior Member
Hi
Build and test continues on the updated Gryphon project board (Xagdin). As expected we found a lot of errors on the second generation board mostly as a result of the translation from the proprietary EDA to KiCAD. Also some legacy errors left over from the original design but the good news is we've found them.

So what's next is the release of the third generation Gryphon board (aka Jackalope) which will include all the corrections from the original Gryphon first generation board and the fixes from the Xagdin board. It will also include some improvements like consolidating some glue logic into the CPLD, use of a four layer PCB, connector reorientations, etc.

The new Jackalope board is currently in trace routing and in coming along nicely. While I don't have an ETA for certain, Dave (Yoda) is nearing completion of the Xagdin build and test. Any remaining shake down bugs will be incorporated into the new Jackalope PCB when it is available.

What does this mean for you? Well if you want to get into the build and test of the third generation Gryphon board (Jackalope) your opportunity is coming soon. Probably we will get a small quantity of PCBs for those who would like to build it. I don't have prices yet but I expect them to be in the $30 range or so. It is an ATX sized board with ATX power supply interface so you can use your old ATX case as a platform. Also with all the debugging I expect there to be much fewer cuts and jumpers, pig tail connectors, etc.

The long term goal is to get a complete 68030 SBC with rich IO. Yes there are plans for a fourth and later generation boards but they are rather nebulous at the moment. It would be nice to transition to a 68040 CPU but it has some complicating factors such as adding dynamic bus sizing. Also improved DRAM interface probably through another CPLD but we'll see how that all turns out.

Please post here if you are interested.

Thanks

Andrew Lynch
 
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Read Message
Previous Topic: SBC VER 2 First Build with K13 next to ECB Connector
Next Topic: My 6809 board: MAXI09


Current Time: Sat Sep 27 05:33:54 PDT 2025

Total time taken to generate the page: 0.19515 seconds