An NS32CG160-Based Circuit with Static RAM

Yiftach Shinar
September 1990

1.0 INTRODUCTION

This application note shows a basic configuration of a circuit based on the NS32CG160 processor. This circuit includes the NS32CG160, Static RAM and EPROM, data buffers, address latches and control.

This circuit is designed to work at 25 MHz with no wait states for 55 ns access time SRAM, and with three wait states for 200 ns access time EPROM. This document will also present the number of wait states needed for other speeds of memory.

2.0 SYSTEM DESCRIPTION

2.1 General Description

The major parts of the system are:
A. The CPU circuit—including the NS32CG160-25, the reset circuit and an oscillator.
B. The address latch/buffer—including two 74AS373 units, and one 74AS244 unit.
C. The data buffers—including two 74F245 units.
D. The memory control—including PAL 20R6—10, PAL 16R4—10, 74AS74.
E. The SRAM part—including four P4C188—55 units.
F. The EPROM part—including two NMC27C512-20 units.

2.2 CPU Circuit

A. Power and Grounding—connecting all V CC pins to +5V, and all GND pins to ground.
B. Oscillator—a XTAL, whose frequency is twice the CPU clock frequency, should be connected to OSCIN.
C. Reset circuit—a simple RC circuit whose time base is more than 50 μs.
D. Pull up resistor on unused inputs—pull up resistor needed on ~NMi, ~CWAIT, ~HOLD, ~IR0:~IR3, ~DRQ0:~DRQ1, ~EOT.

2.3 Address Latch

The two 74AS373 units create a 16 bits transparent latch with TRI-STATE outputs. They latch A0:A15 from AD0:AD15 during T1, and keep them stable until the end of the transaction. The Latch-enable input is connected to ALE.

The lines A16:A23 are buffered on the way to the other system elements.

2.4 Data Buffers

The two 74F245 units create a 16 bits bidirectional transceiver with TRI-STATE outputs. These bidirectional transceivers are used to buffer D0:D15 between CPU and memory. The direction is controlled by ~DDIN, and the Output-enable input is connected to ~DBE.

2.5 Memory Control

When we want to organize the memory map we should consider two opposite demands. The first demand is that we have a ROM at address 0, because after reset the CPU goes to address 0 in order to fetch instructions. The second demand is that we have a RAM at the low 64 kbytes of memory, because the MOD register is 16 bits length. In order to handle these two demands we use a SHADOW mechanism. The RAM is mapped at address 0x0 and the ROM is mapped at address 0x800000. At reset, a flag called ~SHAD is set (low). When this flag is low every access to the low part of memory will be from the ROM. The first instructions of the user program on the ROM should be a jump command to the real ROM address and then reset the ~SHAD flag (high). The flag is reset when writing to a dedicated address in the memory space so ~CSSH (Chip Select SHadow) has low to high transaction, this line is used as clock pulse to 74AS74 (D flip-flop) whose D input is high.

Example:
The RAM addresses are 0x000000-0x007FFF
The ROM addresses are 0x800000-0x81FFFF
The shadow hardware addresses are 0xF60000-0xF7FFFF
~SHAD ~ 0 (system after reset)
The assembly code is:
jump@ (begin a 0x800000)
begin:movb $0, @0xF70000 ''this line resets ~SHAD (high)
The 20R6—10 (ADEC) is a PAL that generates Chip Select signals.
The 16R4—10 (WAIT) is a PAL that controls Wait states generation.
The Chip-Select signals are based on address lines (A17:A23, A0, ~HBE) and control lines (~TSO, ~ADSS, ~SHAD, ~DDIN). We use ~ADSS (~ADS used as clear input to D flip-flop whose D input is high) and ~TSO to generate a pulse identify the R.E. of T2. We use a state machine in order to give Enable at R.E. of T2 when the address is stable, and to have maximum access time to memory. The Wait lines gives a constant number of wait states depending on the kind of memory we use. The PALs may be changed if the wait states number increases. For more details see: 3. PAL EQUATION.

2.6 SRAM

In this system we use four units of 16K x 4-bit SRAM which create a 16 bits data bus divided into two groups. The first group includes D0:D7, the second group includes D8:D15. The addresses of SRAM are 0x000000:0x007FFF.
The address space of these units is 16K words, therefore every unit gets A1:A14 as address lines.
The difference in Chip Selects between the two groups is that the first group (low DATA BUS) is active when A0 is low, and the second group (high DATA BUS) is active when HBE is low. In that way we can access a byte or a word. The number of wait states needed in read or write cycles depends on the SRAM access time. The following table summarizes some of the options.

<table>
<thead>
<tr>
<th>Speed</th>
<th>Read Cycle</th>
<th>Write Cycle</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>55 ns or Less</td>
<td>0 Wait States</td>
<td>0 Wait States</td>
<td>Used in This System</td>
</tr>
<tr>
<td>70 ns</td>
<td>1 Wait States</td>
<td>0 Wait States</td>
<td>—</td>
</tr>
</tbody>
</table>

2.7 EPROM
In this system we use two units of 64K x 8-bit EPROM which create a 16-bit data bus. We always read all 16 bits together.

The address space of these units is 64K word, therefore every unit gets A1:A16 as address lines. The addresses of the EPROM are 0x800000:0x81FFFF. The number of wait states needed in read cycle depends on the EPROM access time. The following table summarizes some of the options.

<table>
<thead>
<tr>
<th>Speed</th>
<th>Read Cycle</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>200 ns</td>
<td>3 Wait States</td>
<td>Used in This System</td>
</tr>
<tr>
<td>170 ns</td>
<td>3 Wait States</td>
<td>—</td>
</tr>
<tr>
<td>150 ns</td>
<td>2 Wait States</td>
<td>—</td>
</tr>
</tbody>
</table>
3.0 PAL EQUATION

module adep
flag '-r3', '-t2', '-g', '-q2'

title 'APPLICATION NOTE : CPU:=NS32CG160, MEMORY:=SRAM, EPROM'

" Author : Yiftach Shinar
" Date : 13 May 1990
" Rev : 1.00
" Chksm : 6B20

"This pal divides the address space of the NS32CG160 into units
"of 64K word.
"It generates Chip Select to SRAM, ROM and Registers.

ADEC device 'P20R6';

"Control Inputs

CLK pin 1;
OE pin 13;

"Inputs

A17 pin 2;
A18 pin 3;
A19 pin 4;
A20 pin 5;
A21 pin 6;
A22 pin 7;
A23 pin 8;
A9 pin 9;
nHBE pin 10;
nSHAD pin 11;
nDDIN pin 14;
nISO pin 22;
nADSS pin 23;

"Outputs

"async output
nCSSH pin 15;

"sync output
nCSEP pin 16;
nCSR0 pin 17;
nCSR1 pin 18;
Tn0  pin 19;
Tn1  pin 20;
Tn2  pin 21;

x, c = .X,.C.;
X = [.X,.X,.X,.X,.X,.X,.X,.X,.X.] ;
ADDR=[A23,A22,A21,A20,A19,A18,A17,x];
Tnum=[Tn2,Tn1,Tn0];

Equations

!nCSEP := nCSEP & ((ADDR==^h00) & !nSHAD # (ADDR==^h80)) & (!nADSS & nTSO)
  & !nDDIN # !nCSEP & !(Tnum==4) ;

" nCSEP = Chip Select EPROM for all the DATA BUS together (D0:D15)
" After RESET nSHAD=0 and the EPROM is mapped at address 0.

!nCSR0 := nCSR0 & (ADDR==^h00) & nSHAD & !A0 & (!nADSS & nTSO)
  & !nCSR0 & !(Tnum==1) ;

" nCSR0 = Chip Select SRAM, LOW DATA BUS (D0:D7)

!nCSR1 := nCSR1 & (ADDR==^h00) & nSHAD & !nHBE & (!nADSS & nTSO)
  & !nCSR1 & !(Tnum==1) ;

" nCSR1 = Chip Select SRAM, HIGH DATA BUS (D8:D15)

!nCSSH = (ADDR==^hf6) & !nTSO ;

" nCSSH = clock pulse to reset nSHAD bit (high) .

state_diagram Tnum

"This state machine is a sync machine , and used to find the last T3 .
"this machine is reset (state = 0) if nADSS=0 and nTSO=1
"and that is the R.E. of T2 .
"Every r.e. of cttl the state machine change state .
"The different Chip Enable use this state machine .

state 0:
if (!nADSS & nTSO) then 0
else 1;

state 1:
if (!nADSS & nTSO) then 0
else 2;
state 2:
if (!nADSS & nTSO) then 0
else 3;

state 3:
if (!nADSS & nTSO) then 0
else 4;

state 4:
if (!nADSS & nTSO) then 0
else 5;

state 5:
if (!nADSS & nTSO) then 0
else 6;

state 6:
if (!nADSS & nTSO) then 0
else 7;

state 7:
if (!nADSS & nTSO) then 0;

Test vectors

Test nCSEP in shadow address

| c, X, 0, x, x, 1, 1 | -> [ 1, 1, 1, 1, 1, x ];"T1
| c, h00, 0, x, x, 0, 1 | -> [ 0, 1, 1, 1, 1, 0 ];"T2
| c, h00, 0, x, x, 1, 0 | -> [ 0, 1, 1, 1, 1, 1 ];"T3
| c, h00, 0, x, x, 1, 0 | -> [ 0, 1, 1, 1, 1, 2 ];"T4
| c, h00, 0, x, x, 1, 0 | -> [ 0, 1, 1, 1, 1, 3 ];"T5
| c, h00, 0, x, x, 1, 0 | -> [ 0, 1, 1, 1, 1, 4 ];"T6
| c, h00, 0, x, x, 1, 0 | -> [ 0, 1, 1, 1, 1, 5 ];"T7

Test nCSSH

| c, X, 0, x, x, 1, 1 | -> [ 1, 1, 1, 1, 1, 6 ];"T1
| c, h06, 0, x, x, 0, 1 | -> [ 1, 1, 1, 1, 1, 0 ];"T2
| c, h06, 0, x, x, 1, 0 | -> [ 1, 1, 1, 1, 0, 1 ];"T3
| c, h06, 0, x, x, 1, 0 | -> [ 1, 1, 1, 1, 2 ];"T4

Test nCSEP in its real address

| c, X, x, x, x, 1, 1 | -> [ 1, 1, 1, 1, 1, 3 ];"T1
| c, h00, x, x, x, 0, 1 | -> [ 0, 1, 1, 1, 1, 0 ];"T2
| c, h00, x, x, x, 1, 0 | -> [ 0, 1, 1, 1, 1, 1 ];"T3
| c, h00, x, x, x, 1, 0 | -> [ 0, 1, 1, 1, 1, 2 ];"T4
| c, h00, x, x, x, 1, 0 | -> [ 0, 1, 1, 1, 1, 3 ];"T5
| c, h00, x, x, x, 1, 0 | -> [ 0, 1, 1, 1, 1, 4 ];"T6
| c, h00, x, x, x, 1, 0 | -> [ 1, 1, 1, 1, 1, 5 ];"T7

Test nCSR0

| c, X, 1, x, x, 1, 1 | -> [ 1, 1, 1, 1, 1, 6 ];"T1

TL/EE/11090-3
module wait
flag 'r3', 't2', 's', 'q2'
title 'APPLICATION NOTE : CPU=NS32CG160 , MEMORY=SRAM,EPROM'

Author : Yiftach Shinar
Date : 13 May 1990
Rev : 1.00
chksm : 0C26

'This pal generates the WAIT state by ~WAIT1 , ~WAIT2 .
In this system the EPROM need 3 wait state ,
and the SRAM need no wait state .

WAIT device 'P16R4':

'Control Inputs
CLK  pin 1;
OE   pin 11;

'Inputs
A17  pin 2;
A18  pin 3;
A19  pin 4;
A20  pin 5;
A21  pin 6;
A22  pin 7;
A23  pin 8;
nSHAD pin 13;
nDDIN pin 18;
nADSS pin 19;

'Outputs
nW1   pin 14;
nW2   pin 15;
x,c = .X,.,C.:
ADDR=[A23,A22,A21,A20,A19,A18,A17,x];
X = [.,X,.,X,.,X,.,X,.,X,.,X,.,X,.,X,.,X,.,X,.,X,.,X,.,X,.,X,.,X] ;

Equations
!nW1 := (ADDR==^h00) & !nSHAD # (ADDR==^h80) & !nADSS & !nDDIN;
\texttt{!nW2 := ((ADDR==^h00) \& \& \!nSHAD \# (ADDR==^h80)) \& \!nADSS \& \!nDDIN;}

\texttt{Test\_vectors}
\texttt{([CLK,ADDR,nSHAD,nADSS ]->[nW1 ,nW2 ])}
\texttt{[ c , X , 0 , 1 ]->[ 1 , 1 ];"T1}
\texttt{[ c , ^h00, 0 , 0 ]->[ 0 , 0 ];"T2}
\texttt{[ c , ^h00, 0 , 1 ]->[ 1 , 1 ];"T3}
\texttt{[ c , ^h00, 0 , 1 ]->[ 1 , 1 ];"T4}
\texttt{[ c , X , 0 , 1 ]->[ 1 , 1 ];"T1}
\texttt{[ c , ^h00, 0 , 0 ]->[ 0 , 0 ];"T2}
\texttt{[ c , ^h00, 0 , 1 ]->[ 1 , 1 ];"T3}
\texttt{[ c , ^h00, 0 , 1 ]->[ 1 , 1 ];"T4}
\texttt{[ c , X , x , 1 ]->[ 1 , 1 ];"T1}
\texttt{[ c , ^h80, 0 , 0 ]->[ 0 , 0 ];"T2}
\texttt{[ c , ^h80, 0 , 1 ]->[ 1 , 1 ];"T3}
\texttt{[ c , ^h80, 0 , 1 ]->[ 1 , 1 ];"T4}
\texttt{[ c , ^h80, x , 0 ]->[ 0 , 0 ];"T2}
\texttt{[ c , ^h80, x , 1 ]->[ 1 , 1 ];"T3}
\texttt{[ c , ^h80, x , 1 ]->[ 1 , 1 ];"T4
4.0 TIMING
The timing in this document is for NS32CG160-25.

### 4.1 SRAM—READ Cycle

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Reference</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAV</td>
<td>Address Valid</td>
<td>After R.E. T1</td>
<td></td>
<td>12</td>
</tr>
<tr>
<td>tAf</td>
<td>Address Float</td>
<td>After R.E. T2</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>tALEa</td>
<td>ALE Active</td>
<td>After F.E. T4 or Ti</td>
<td></td>
<td>14</td>
</tr>
<tr>
<td>tALEia</td>
<td>ALE Inactive</td>
<td>After R.E. T1</td>
<td></td>
<td>14</td>
</tr>
<tr>
<td>tDDINv</td>
<td>~ DDIN Valid</td>
<td>After R.E. T1</td>
<td></td>
<td>12</td>
</tr>
<tr>
<td>tTSOa</td>
<td>~ TSO Active</td>
<td>After R.E. T2</td>
<td></td>
<td>12</td>
</tr>
<tr>
<td>tSOia</td>
<td>~ TSO Inactive</td>
<td>After R.E. T4</td>
<td></td>
<td>12</td>
</tr>
<tr>
<td>tDBEa</td>
<td>~ DBE Active</td>
<td>After F.E. T2</td>
<td></td>
<td>14</td>
</tr>
<tr>
<td>tDBEia</td>
<td>~ DBE Inactive</td>
<td>After F.E. T4</td>
<td></td>
<td>12</td>
</tr>
<tr>
<td>tACSRAM</td>
<td>Chip Enable ACcess time SRAM</td>
<td></td>
<td></td>
<td>55</td>
</tr>
<tr>
<td>tHZSRAM</td>
<td>Chip Disable to Output in High Z SRAM</td>
<td></td>
<td></td>
<td>25</td>
</tr>
<tr>
<td>tdP04</td>
<td>74AS04 Propagation Delay Dn to Qn</td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>tdP373</td>
<td>74AS373 Propagation Delay Dn to Qn</td>
<td></td>
<td></td>
<td>6.5</td>
</tr>
<tr>
<td>tdP245</td>
<td>74F245 Propagation Delay Dn to Qn</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>tOE245</td>
<td>74F245 Output Enable</td>
<td></td>
<td></td>
<td>2.5</td>
</tr>
<tr>
<td>tPD245</td>
<td>74F245 Output Disable</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>tdPDPal</td>
<td>Propagation Delay Input to Output PAL</td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>tCOPAL</td>
<td>Propagation Delay Clock to Output PAL</td>
<td></td>
<td></td>
<td>2</td>
</tr>
</tbody>
</table>

**Footnotes:**
- tDI–SRAM = Data-In set-up time—SRAM = 2T–tDDIN–tACSRAM–tPDPAL = 80-8-55-7
- TD = SRAM = 10 ns = data-in setup time for NS32CG160
- tHZAD = AD BUS in High Z before R.E. Ti/T1 = 0.5T–tDBEia–tOD245 = 20-12-7.5
- tHZAD = 0.5 ns

**SRAM—READ CYCLE**

![SRAM READ CYCLE Diagram](attachment:TL/EE/11090-7)
### 4.2 SRAM—WRITE Cycle

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Reference</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{AV}$</td>
<td>Address Valid</td>
<td>After R.E. T1</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>$t_{DV}$</td>
<td>Data-Out Valid</td>
<td>After R.E. T2</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>$t_{ALEa}$</td>
<td>ALE Active</td>
<td>After F.E. T4 or T1</td>
<td>0</td>
<td>14</td>
</tr>
<tr>
<td>$t_{ALEia}$</td>
<td>ALE Inactive</td>
<td>After R.E. T1</td>
<td>0</td>
<td>14</td>
</tr>
<tr>
<td>$t_{DDINv}$</td>
<td>~ DDIN Valid</td>
<td>After R.E. T1</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>$t_{TSOa}$</td>
<td>~ TSO Active</td>
<td>After R.E. T2</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>$t_{TSOia}$</td>
<td>~ TSO Inactive</td>
<td>After R.E. T4</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>$t_{DBEa}$</td>
<td>~ DBE Active</td>
<td>After R.E. T2</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>$t_{DBEia}$</td>
<td>~ DBE Inactive</td>
<td>After F.E. T4</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>$t_{DW}$</td>
<td>Data Valid to the End of Write SRAM</td>
<td>—</td>
<td>25</td>
<td>—</td>
</tr>
<tr>
<td>$t_{PD04}$</td>
<td>74AS04 Propagation Delay $D_N$ to $Q_N$</td>
<td>—</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>$t_{PD373}$</td>
<td>74AS373 Propagation Delay $D_N$ to $Q_N$</td>
<td>—</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>$t_{PD245}$</td>
<td>74AS245 Propagation Delay $D_N$ to $Q_N$</td>
<td>—</td>
<td>2</td>
<td>7</td>
</tr>
<tr>
<td>$t_{OE245}$</td>
<td>74F245 Output Enable</td>
<td>—</td>
<td>2.5</td>
<td>9</td>
</tr>
<tr>
<td>$t_{OD245}$</td>
<td>74F245 Output Disable</td>
<td>—</td>
<td>2</td>
<td>7.5</td>
</tr>
<tr>
<td>$t_{PDPAL}$</td>
<td>Propagation Delay Input to Output PAL 10 ns</td>
<td>—</td>
<td>3</td>
<td>10</td>
</tr>
<tr>
<td>$t_{COPAL}$</td>
<td>Propagation Delay Clock to Output PAL 10 ns</td>
<td>—</td>
<td>2</td>
<td>8</td>
</tr>
</tbody>
</table>

$t_{DW} = \text{Data Valid to the End of Write} = 2T_{DBEa} + t_{OE245} \text{ or } 2T_{DV} + t_{PD245}$

$t_{DW}\text{–SRAM} = 80-12.0 \text{ or } 80-12.7$

$t_{DW}\text{–SRAM} = 59 \text{ or } 61 \text{ ns} > t_{DW}\text{–SRAM}$

**SRAM—WRITE CYCLE**

![SRAM WRITE CYCLE Diagram](image-url)
### 4.3 EPROM—READ Cycle

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Reference</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>tAv</td>
<td>Address Valid</td>
<td>After R.E. T1</td>
<td>—</td>
<td>12</td>
</tr>
<tr>
<td>tAf</td>
<td>Address Float</td>
<td>After R.E. T2</td>
<td>0</td>
<td>12</td>
</tr>
<tr>
<td>tALEa</td>
<td>ALE Active</td>
<td>After F.E. T4 or T1</td>
<td>—</td>
<td>14</td>
</tr>
<tr>
<td>tALEia</td>
<td>ALE Inactive</td>
<td>After R.E. T1</td>
<td>—</td>
<td>14</td>
</tr>
<tr>
<td>tDDInv</td>
<td>~ DDIN Valid</td>
<td>After R.E. T1</td>
<td>—</td>
<td>12</td>
</tr>
<tr>
<td>tTSOa</td>
<td>~ TSO Active</td>
<td>After R.E. T2</td>
<td>—</td>
<td>12</td>
</tr>
<tr>
<td>tSOia</td>
<td>~ TSO Inactive</td>
<td>After R.E. T4</td>
<td>—</td>
<td>12</td>
</tr>
<tr>
<td>tDBEa</td>
<td>~ DBE Active</td>
<td>After F.E. T2</td>
<td>—</td>
<td>14</td>
</tr>
<tr>
<td>tDBEia</td>
<td>~ DBE Inactive</td>
<td>After F.E. T4</td>
<td>—</td>
<td>12</td>
</tr>
<tr>
<td>tACROM</td>
<td>Address to Output ACcess time ROM</td>
<td>—</td>
<td>—</td>
<td>200</td>
</tr>
<tr>
<td>tHZROM</td>
<td>Output Disable to Output in High Z ROM</td>
<td>—</td>
<td>—</td>
<td>55</td>
</tr>
<tr>
<td>tPD04</td>
<td>74AS04 Propagation Delay DN to QN</td>
<td>—</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>tPD373</td>
<td>74AS373 Propagation Delay D0N to Q0N</td>
<td>—</td>
<td>—</td>
<td>6.5</td>
</tr>
<tr>
<td>tOE245</td>
<td>74F245 Output Enable</td>
<td>—</td>
<td>2.5</td>
<td>9</td>
</tr>
<tr>
<td>tOD245</td>
<td>74F245 Output Disable</td>
<td>—</td>
<td>2</td>
<td>7.5</td>
</tr>
<tr>
<td>tPDPAL</td>
<td>Propagation Delay Input to Output PAL...10 ns</td>
<td>—</td>
<td>3</td>
<td>10</td>
</tr>
<tr>
<td>tCOPAL</td>
<td>Propagation Delay Clock to Output PAL...10 ns</td>
<td>—</td>
<td>2</td>
<td>8</td>
</tr>
</tbody>
</table>

- \( t_{DI} \): Data-In set-up—EPROM = 6T-tAv-tDDInv-tACROM-tOE245
- \( t_{DI} \): EPROM = 240-12-6.5-200-7
- \( t_{DIAD} \): 14.5 ns = data-in set-up time for NS32CG160
- \( t_{DIAD} \): AD BUS in High Z before R.E. TI/T1 = 0.5-tDBEia-tOD245 = 20-12-7.5
- \( t_{DIAD} \): 0.5 ns

**EPROM—READ CYCLE**

![EPROM READ Cycle Diagram](image-url)
## APPENDIX A

### Bill of Materials

<table>
<thead>
<tr>
<th>Number</th>
<th>Component</th>
<th>Qty.</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>(001)</td>
<td>IC NS32CG160-25</td>
<td>1</td>
<td>U1</td>
</tr>
<tr>
<td>(002)</td>
<td>IC P4C188-65</td>
<td>4</td>
<td>U9–U12</td>
</tr>
<tr>
<td>(003)</td>
<td>IC NMC27CS12-20</td>
<td>2</td>
<td>U7–U8</td>
</tr>
<tr>
<td>(004)</td>
<td>IC 20R6-10</td>
<td>1</td>
<td>U6        Name: ADEC</td>
</tr>
<tr>
<td>(005)</td>
<td>IC 16R4-10</td>
<td>1</td>
<td>U22       Name: WAIT</td>
</tr>
<tr>
<td>(006)</td>
<td>IC 74AS04</td>
<td>1</td>
<td>U14</td>
</tr>
<tr>
<td>(007)</td>
<td>IC 74AS74</td>
<td>1</td>
<td>U21</td>
</tr>
<tr>
<td>(008)</td>
<td>IC 74AS244</td>
<td>2</td>
<td>U15, U23</td>
</tr>
<tr>
<td>(009)</td>
<td>IC 74AS373</td>
<td>2</td>
<td>U4–U5</td>
</tr>
<tr>
<td>(010)</td>
<td>IC 74F245</td>
<td>2</td>
<td>U2–U3</td>
</tr>
<tr>
<td>(011)</td>
<td>Crystal Oscillator—50 MHz</td>
<td>1</td>
<td>U13</td>
</tr>
<tr>
<td>(012)</td>
<td>RES - SIP8PULL—10k</td>
<td>2</td>
<td>RP1–RP2</td>
</tr>
<tr>
<td>(013)</td>
<td>RES - Discrete—4.7k</td>
<td>1</td>
<td>R1</td>
</tr>
<tr>
<td>(014)</td>
<td>CAP/C 0.1 μF</td>
<td>1</td>
<td>C1</td>
</tr>
<tr>
<td>(015)</td>
<td>DIODE 1N914</td>
<td>1</td>
<td>D1</td>
</tr>
<tr>
<td>(016)</td>
<td>Push-Bottom</td>
<td>1</td>
<td>SW1</td>
</tr>
</tbody>
</table>

## APPENDIX B

### Block Diagram
LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.