A simple CP/M Z80 SBC without glue logic [message #6126] |
Thu, 14 March 2019 08:20  |
plasmo
Messages: 916 Registered: March 2017 Location: New Mexico, USA
|
Senior Member |
|
|
I have had leisure time to daydream while traveling and waiting. The recent discussion about Z80 design makes me thinking of a glue-less Z80 SBC consists of Z80, RAM ROM, and KIO. The KIO can do CF interface to provide CP/M capability and discrete to bank switch ROM, RAM and RAM banks. No glue logic necessary. It should be a simple, compact SBC for people not wanting to fool with CPLD, a 4-chip solution in 50mmX100mm pc board. What to do with all the extra pc board space. Thought?
Bill
|
|
|
|
|
|
|
|
|
|
|
|
Re: A simple CP/M Z80 SBC without glue logic [message #6149 is a reply to message #6146] |
Fri, 15 March 2019 10:15   |
wsm
Messages: 232 Registered: February 2017 Location: AB, Canada
|
Senior Member |
|
|
Quote:Looking up the datasheet of AS6C1008, I see the OE is "don't care" when WE is asserted for write operation, so I don't need to negate OE for write. Whew!
I learn (or remember) something new every day. Although I've looked at various memory chip's decoders, I wasn't paying attention to the output tri-state disable when WE* is active.
I still think you'll have some data bus contention with the RAM unless OE* is connected to RD*. The Z80 WR* signal goes active roughly 1T after MREQ* goes active (#8 to #30) and thus the RAM will first be in read mode if OE* is tied low. However, the Z80 Dout goes active a minimum of 20ns before WR* (#29). The AS6C1008 will be WE# controlled and it's Dout will still be driven for tWHZ (max 20ns) after WE#. Looks to me like the overlap is a minimum of about 32ns for a 12.5MHz Z80 and possibly a lot longer.
[Updated on: Fri, 15 March 2019 10:25] Report message to a moderator
|
|
|
|
|
|
|
|
Re: A simple CP/M Z80 SBC without glue logic [message #6216 is a reply to message #6214] |
Thu, 04 April 2019 09:56   |
etchedpixels
Messages: 333 Registered: October 2015
|
Senior Member |
|
|
plasmo wrote on Thu, 04 April 2019 07:28It is relatively expensive, $7-$10 and the address assignments of SIO/CTC/PIO are fixed, so it is probably not compatible with existing Z80 based systems like MSX, ZX80, TR80, etc. It is a cool chip nevertheless and have a software return-from-interrupt feature that's compatible with Z280. It is rated at 12.5MHz, but I'm curious whether it can run to 22MHz so to be compatible with my 22MHz Z80SBC64.
Bill
I don't think many of the classic mass prodution systems used such fancy components as the Zilog SIO or PIO. SIO shows up in a few add in cards (Amstrad PCW serial adapter) but the TRS80 has none, the Sinclair systems have none, the Amstrad systems have none except for add in cards. There were cheaper uarts (if even fitted), cheaper ways to do timing, cheaper ways to do PIO (eg the AY-3-8910 gave you PIO as well as sound in one chip)
There was (is ? a surface mount variant which is a KIO and Z80 on a single chip but afaik that only turned up in embedded gadgetry.
|
|
|
|
|
|
|
|
|