Differences
This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
builderpages:plasmo:t68krc [2018/07/14 00:12] plasmo |
builderpages:plasmo:t68krc [2018/07/18 23:30] plasmo |
||
---|---|---|---|
Line 29: | Line 29: | ||
* Target for CP/M-68K ver 1.3 | * Target for CP/M-68K ver 1.3 | ||
* 100mm x 76mm 2-layer pc board | * 100mm x 76mm 2-layer pc board | ||
- | * | ||
===== Descriptions ===== | ===== Descriptions ===== | ||
- | Low cost without sacrificing performance is the design | + | Low cost without sacrificing performance is the design |
* Two-layer PC board in 100mm x 76mm format. Many board manufacturers only charge 50 cents per board in quantity of 10 in this format, | * Two-layer PC board in 100mm x 76mm format. Many board manufacturers only charge 50 cents per board in quantity of 10 in this format, | ||
- | * Memory in the form of surplused 72-pin SIMM 16-megabyte | + | * Memory in the form of single-chip 1Mx16 DRAM, |
- | * Low cost 5-Volt CPLD, Altera EPM7128, that is about $2-3 each from China, | + | * Low cost 5-Volt CPLD, Altera EPM7128, that is about $3-4 each from China, |
* Use low-cost serial flash memory as the boot memory, | * Use low-cost serial flash memory as the boot memory, | ||
* Interface via pc board edge connector to a low-cost 44-pin IDE-CF module, | * Interface via pc board edge connector to a low-cost 44-pin IDE-CF module, | ||
- | * No on-board RS232 transceiver because most USB-based serial port modules operate at the TTL level. | + | * No on-board RS232 transceiver because most USB-based serial port modules operate at the TTL level, |
+ | * Low cost RC2014 expansion bus connector. | ||
- | Good performance is maintained by: * | + | Good performance is maintained by: |
- | 16-bit wide data bus, | + | * 16-bit wide data bus, |
- | + | * 2-megabyte | |
- | * 16-megabyte | + | |
* Fast serial flash loads monitor in 0.6 second after a reset or power on, | * Fast serial flash loads monitor in 0.6 second after a reset or power on, | ||
- | * 16-bit wide bus-connected IDE interface operating with zero wait state at 8MHz, | + | * 16-bit wide bus-connected IDE interface operating with two wait state at 8MHz, **< |
* Hidden CAS-before-RAS refresh cycle with no software overhead. | * Hidden CAS-before-RAS refresh cycle with no software overhead. | ||
- | Memory map * | + | ==== Memory map ==== |
- | + | ||
- | RAM is from 0x0 to 0x1FFFFF, | + | |
+ | * RAM is from 0x0 to 0x1FFFFF, | ||
* Serial Flash is from 0xFFD000-0xFFDFFF | * Serial Flash is from 0xFFD000-0xFFDFFF | ||
* IDE-CF is from 0xFFE000-0xFFEFFF | * IDE-CF is from 0xFFE000-0xFFEFFF | ||
* 68681 DUART is from 0xFFF000-0xFFFFFF | * 68681 DUART is from 0xFFF000-0xFFFFFF | ||
- | * RC2014 expansion bus is from 0xFF9000-0xFF8FFF. 2 wait states access <- **verify this** | + | * RC2014 expansion bus is from 0xFF8000-0xFF8FFF. 2 wait states access <- **verify this** |
- | ===== Design Files ===== | + | ===== Design Files <- Need extensive updates |
- | Rev 1 {{: | + | Rev 1 schematic |
- | Rev 1 {{:boards:sbc:tiny68k:tiny68k1.zip|Gerber files}} | + | Rev 1 {{:builderpages:plasmo:t68krc:t68krc_rev0.zip|Gerber files}} |
- | [[: | + | Part list |
- | Tiny68K | + | Tiny68K Monitor debugger. The software is developed in the EASy68K tool chain. Programming binary for serial EEPROM programmer (CH341). |
Altera EPM7128 design files Designs are created in Quartus 8.1, should be compatible with later version of Quartus. Designs are entirely in schematics. Schematic in PDF format. Programming binary in .pof format. | Altera EPM7128 design files Designs are created in Quartus 8.1, should be compatible with later version of Quartus. Designs are entirely in schematics. Schematic in PDF format. Programming binary in .pof format. | ||
- | * 11/23/17 update: The original design files posted were incorrect. This is the correct version of the design files. Altera EPM7128 | + | * 11/23/17 update: The original design files posted were incorrect. This is the correct version of the design files. Altera EPM7128 design files Designs are created in Quartus 8.1, should be compatible with later version of Quartus. Designs are entirely in schematics. Schematic in PDF format. {{: |
- | CP/M-68K {{: | + | CP/M-68K {{: |
CP/M-68K {{: | CP/M-68K {{: | ||
- | CP/M-68K v1.3 distribution {{: | + | CP/M-68K v1.3 distribution {{: |
{{: | {{: | ||
Line 84: | Line 82: | ||
Utility | Utility | ||
- | * | + | * Memory diagnostics |
- | + | * Clear CP/M memory area | |
- | Memory diagnostics | + | |
- | + | ||
- | * | + | |
- | + | ||
- | {{: | + | |
===== ===== | ===== ===== | ||
Line 96: | Line 89: | ||
==== Connect to a PC ==== | ==== Connect to a PC ==== | ||
- | A PC with terminal program such as Hyperterminal is needed to interface with Tiny68K. An USB-to-serial adapter with TTL level input/ | + | A PC with terminal program such as Hyperterminal is needed to interface with Tiny68K. An USB-to-serial adapter with TTL level input/ |
- | ==== Powering up Tiny68K | + | ==== Powering up T68KRC |
Apply 5V to the board via the 2.5mm power jack, the center is 5V, barrel is ground. The nominal power consumption at 8MHz system clock is 500mA. When powered is applied, the 7-segment LED will display ' | Apply 5V to the board via the 2.5mm power jack, the center is 5V, barrel is ground. The nominal power consumption at 8MHz system clock is 500mA. When powered is applied, the 7-segment LED will display ' | ||
Line 104: | Line 97: | ||
==== Creating a new CF disk ==== | ==== Creating a new CF disk ==== | ||
- | Procedure for [[: | + | Procedure for creating a new CF disk |