Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision | |||
|
boards:sbc:ns32000 [2021/02/20 11:58] jcoffman [NS32016 / NS32532 / NS32CG160 CPU Differences Noted] |
boards:sbc:ns32000 [2022/01/13 14:58] (current) jcoffman [NS32016 / NS32532 / NS32CG160 CPU Differences Noted] |
||
|---|---|---|---|
| Line 69: | Line 69: | ||
| - There either is no assembler support for the UPSR or USP registers as directly accessible in supervisor state. The SP registers may be diddled by toggling the S bit in the PSR in supervisor state, and the User PSR may be diddled during a RETT or RETI instruction. | - There either is no assembler support for the UPSR or USP registers as directly accessible in supervisor state. The SP registers may be diddled by toggling the S bit in the PSR in supervisor state, and the User PSR may be diddled during a RETT or RETI instruction. | ||
| - The 'CG160 has all the OEM peripherals: | - The 'CG160 has all the OEM peripherals: | ||
| - | - Interrupts are totally different on the ' | + | - Interrupts are totally different on the ' |
| - | - The 'CG160 has a DE (Direct Exception) bit in the Configuration Register. This bit defeats the Module calling | + | - The 'CG160 has a DE (Direct Exception) bit in the Configuration Register. This bit defeats the Module calling |
| - The 'CG160 has no MMU or CustomCoprocessor capability. The C & M bits in the configuration register instead control division of the input oscillator clock by 2, 4, 8 for power saving. | - The 'CG160 has no MMU or CustomCoprocessor capability. The C & M bits in the configuration register instead control division of the input oscillator clock by 2, 4, 8 for power saving. | ||
