Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
boards:ecb:ramfloppy:start [2018/09/08 02:35]
b1ackmai1er [Parts List]
boards:ecb:ramfloppy:start [2021/07/04 09:55] (current)
b1ackmai1er
Line 17: Line 17:
 ECB RAM Floppy was developed by Dr. Wolfgang Kabatzke. The original documentation for this project is on the [[https://retrobrewcomputers.org/n8vem-pbwiki-archive/0/35845334/48860720/34743680/page-ECB-RAF2011 R11.html|n8vem-pbwiki-archive.]] ECB RAM Floppy was developed by Dr. Wolfgang Kabatzke. The original documentation for this project is on the [[https://retrobrewcomputers.org/n8vem-pbwiki-archive/0/35845334/48860720/34743680/page-ECB-RAF2011 R11.html|n8vem-pbwiki-archive.]]
  
 +The ECB RAM Floppy appears to be based on Gerald Ebert's SRAMDISK [[https://hschuetz.selfhost.eu/ndr/hardware/neu/speicher/ram/|https://hschuetz.selfhost.eu/ndr/hardware/neu/speicher/ram/]]
  
 ===== Version ===== ===== Version =====
Line 23: Line 24:
  
 Revision 12 is described [[:boards:ecb:ramfloppy:start:r12|here]] but files for manufacturing PCB's are not available. Revision 12 is described [[:boards:ecb:ramfloppy:start:r12|here]] but files for manufacturing PCB's are not available.
- 
-Revision 13 is under development as of early 2016 with the main feature being PAL replacement of LS-TTL-Logic. 
  
 Some of the documentation and images below show inconsistencies in version numbers or development versions. Some of the documentation and images below show inconsistencies in version numbers or development versions.
  
 +===== Errata =====
 +
 +Changes identified from the Revision 12 board that could be incorporated in your R11 build
 +
 +RN2 changed from 4K7 to 10K
 +
 +R4, R5 changed from 4K7 to 10K
  
 ===== Pictures ===== ===== Pictures =====
Line 34: Line 40:
  
 [[:boards:ecb:ramfloppy:gallery|Gallery]] [[:boards:ecb:ramfloppy:gallery|Gallery]]
- 
  
 ===== Board ===== ===== Board =====
Line 43: Line 48:
  
 [[https://www.retrobrewcomputers.org/lib/exe/fetch.php?tok=0f528a&media=https://www.retrobrewcomputers.org/lib/plugins/ckgedit/fckeditor/userfiles/image/boards/ecb/ramfloppy/fig_11.jpg|{{https://www.retrobrewcomputers.org/lib/plugins/ckgedit/fckeditor/userfiles/image/boards/ecb/ramfloppy/fig_11.jpg?direct&800x369|www.retrobrewcomputers.org_lib_plugins_ckgedit_fckeditor_userfiles_image_boards_ecb_ramfloppy_fig_11.jpg}}]] [[https://www.retrobrewcomputers.org/lib/exe/fetch.php?tok=0f528a&media=https://www.retrobrewcomputers.org/lib/plugins/ckgedit/fckeditor/userfiles/image/boards/ecb/ramfloppy/fig_11.jpg|{{https://www.retrobrewcomputers.org/lib/plugins/ckgedit/fckeditor/userfiles/image/boards/ecb/ramfloppy/fig_11.jpg?direct&800x369|www.retrobrewcomputers.org_lib_plugins_ckgedit_fckeditor_userfiles_image_boards_ecb_ramfloppy_fig_11.jpg}}]]
- 
  
 ====== Preamble by Wolfgang Kabatzke. ====== ====== Preamble by Wolfgang Kabatzke. ======
Line 98: Line 102:
 The maximum size of a disk device under CP/M-80 v2.2 is 8MByte. In later versions this limit is much higher. The maximum size of a disk device under CP/M-80 v2.2 is 8MByte. In later versions this limit is much higher.
  
-Our RAM Floppy is idea in that a normal CP/M drive can be implemented using two RAM Floppies providing the total of eight megabytes. One board can provide a smaller but still usable amount of additional fast storage.+Our RAM Floppy is idea in that a normal CP/M drive can be implemented using two RAM Floppies providing the total of eight megabytes. One board can provide a smaller but still usable amount of additional fast storage. Current software only supports each ramdrive board a single CP/M drive.
  
 An addressing logic, which simulates the structure of a hard disk, controls the access to the memory. On the ECB bus are usable: An addressing logic, which simulates the structure of a hard disk, controls the access to the memory. On the ECB bus are usable:
Line 143: Line 147:
 ====== Description of the block diagram ====== ====== Description of the block diagram ======
  
-The maximum storage capacity of the ECB board ECB-RAMF 11 is 4 MB, but each of the 8 SRAM IC 512kByte must be equipped on the PCB. Addressing the 4 MB is calculated in the BIOS of the CPM80 from the given data by sector and track. The logic sector size of CP/M 2.2 is 128Byte, the physical sector size of ECB-RAMF 11 is 512 Byte. These data are converted in exactly the information that is pre-loaded into the address counter as the starting address. The counter done thereby completely the byte addressing within a sector, the sector address and the track addressing. The following chart shows how the address in the address space of 4 Mbytes of SRAM composed resulting from the calculated data passed by the BIOS. This figure applies to the assignment of 128Byte/Sektor.+The maximum storage capacity of the ECB board ECB-RAMF 11 is 4 MB, but each of the 8 SRAM IC 512kByte must be equipped on the PCB. Addressing the 4 MB is calculated in the BIOS of the CPM80 from the given data by sector and track. The logic sector size of CP/M 2.2 is 128Byte, the physical sector size of ECB-RAMF 11 is 512 Byte. These data are converted in exactly the information that is pre-loaded into the address counter as the starting address. The counter done thereby completely the byte addressing within a sector, the sector address and the track addressing. The following chart shows how the address in the address space of 4 Mbytes of SRAM composed resulting from the calculated data passed by the BIOS. This figure applies to the assignment of 128Byte/Sector.
  
 | \\  {{:boards:ecb:ramfloppy:fig_42.jpg?nolink&453x222|fig_42.jpg}}| | \\  {{:boards:ecb:ramfloppy:fig_42.jpg?nolink&453x222|fig_42.jpg}}|
  
-<font 9px/inherit;;inherit;;inherit>adress-calculation of ECB-RAMF R11</font>+<font 9px/inherit;;inherit;;inherit>address-calculation of ECB-RAMF R11</font>
  
 Byte-Counter Byte Address (0…511 in IC12) Byte-Counter Byte Address (0…511 in IC12)
Line 191: Line 195:
 ==== Battery-Backup-Mode ==== ==== Battery-Backup-Mode ====
  
-A special task has IC15. I the case of “power down” the voltage V<sub>CC</sub>  is switched off and VCMOS is now generated via D2 from B_VCMOS. The moment of switching is critical for CMOS-RAMS. The can lost information and there could be start unsolved write-cycles to the memory chips. In addition to the power-on-reset and undervoltage-supervisor function, the TLC77xx adds power-down control-support for static RAM. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. The memory circuit is automatically disabled during a power loss because in this the signal /RESET is going LOW. (In this application the TLC77xx power has to be supplied by the battery.) The TI-solution to solve this problem is shown in picture 4.6. Please be careful, in picture 4.6 is an CPU (TMS70C20). In the ECB-RAMF this IC is the RAM-Access-Decoder IC14A and the Input G1. G1 of IC14A must be “HIGH” to to give access to the RAM-IC. If the signal /IC15-R on G1 is going to LOW, the access to RAM-IC is denied. D1 and D2 must be 1A shottky diodes (1N5817).+A special task has IC15. I the case of “power down” the voltage V<sub>CC</sub>  is switched off and VCMOS is now generated via D2 from B_VCMOS. The moment of switching is critical for CMOS-RAMS. The can lost information and there could be start unsolved write-cycles to the memory chips. In addition to the power-on-reset and under voltage-supervisor function, the TLC77xx adds power-down control-support for static RAM. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure. The memory circuit is automatically disabled during a power loss because in this the signal /RESET is going LOW. (In this application the TLC77xx power has to be supplied by the battery.) The TI-solution to solve this problem is shown in picture 4.6. Please be careful, in picture 4.6 is an CPU (TMS70C20). In the ECB-RAMF this IC is the RAM-Access-Decoder IC14A and the Input G1. G1 of IC14A must be “HIGH” to to give access to the RAM-IC. If the signal /IC15-R on G1 is going to LOW, the access to RAM-IC is denied. D1 and D2 must be 1A shottky diodes (1N5817).
  
 Solution from Texas Instruments: Data Retention Power Down using Static CMOS RAMs: Solution from Texas Instruments: Data Retention Power Down using Static CMOS RAMs:
  
 **{{:boards:ecb:ramfloppy:fig_47.jpg?nolink&522x230|fig_47.jpg}}** **{{:boards:ecb:ramfloppy:fig_47.jpg?nolink&522x230|fig_47.jpg}}**
 +
 +Although the RAM Floppy required battery backup to retain it's memory contents it has been observed that the static memories can retain their contents for very short periods of time. So some maintenance tasks can be completed that require powering down if the work is completed very quickly i.e. in less than 10 seconds.
 +
 +Note that supercapacitors connected to the bus as part of main cpu board will drain very quickly.
  
 ==== Status displays of the ECB-RAMF ==== ==== Status displays of the ECB-RAMF ====
Line 229: Line 237:
 A special feature of the IC22 Represents This driver consists of two halves, each with 4 bits. This 4-bit with Schmitt-trigger input to decouple the control signal /RD, /WR, /IORQ and /M1 from the bus can be used (IC22A). The other 4 bits (IC22B) are used to signal status of the ECB-RAMF to switch to the bus. These are programmatic evaluation. \\ A special feature of the IC22 Represents This driver consists of two halves, each with 4 bits. This 4-bit with Schmitt-trigger input to decouple the control signal /RD, /WR, /IORQ and /M1 from the bus can be used (IC22A). The other 4 bits (IC22B) are used to signal status of the ECB-RAMF to switch to the bus. These are programmatic evaluation. \\
 The IC17A (74LS688) serves in conjunction with S1 and RN1 as I/O address decoder of the assembly. The 8 /CS signals for the SRAM-IC are formed from the ECB-RAMF-activation (IC17), the /CS decoder (IC15) and the CMOS buffer battery voltage monitoring (D1, D2 and IC15). The address latches (IC10A and IC11A) -are addressed and loaded by the ECB-RAMF-activation (IC17A) and the I/O-address decoder (IC13A). The IC17A (74LS688) serves in conjunction with S1 and RN1 as I/O address decoder of the assembly. The 8 /CS signals for the SRAM-IC are formed from the ECB-RAMF-activation (IC17), the /CS decoder (IC15) and the CMOS buffer battery voltage monitoring (D1, D2 and IC15). The address latches (IC10A and IC11A) -are addressed and loaded by the ECB-RAMF-activation (IC17A) and the I/O-address decoder (IC13A).
- 
  
 ====== Assembly instructions ====== ====== Assembly instructions ======
  
 {{https://www.retrobrewcomputers.org/lib/plugins/ckgedit/fckeditor/userfiles/image/boards/ecb/ramfloppy/ecb-ramf-r11.png?nolink&800x456}} {{https://www.retrobrewcomputers.org/lib/plugins/ckgedit/fckeditor/userfiles/image/boards/ecb/ramfloppy/ecb-ramf-r11.png?nolink&800x456}}
- 
  
 ====== Parts List ====== ====== Parts List ======
Line 263: Line 269:
 |23|IC15|DIP-8-300|1|TLC7705D| |23|IC15|DIP-8-300|1|TLC7705D|
 |24|IC14|DIP-16-300|1|74HCT138 (must be 74HCT)| |24|IC14|DIP-16-300|1|74HCT138 (must be 74HCT)|
-|25|IC23|DIP-8-300|1|ATTINY13-20PU|+|25|IC23|DIP-8-300|1|ATTINY13-20PU or ATTINY13A|
 |26|JP1|SIL-3|1|JUMPER3| |26|JP1|SIL-3|1|JUMPER3|
 |27| |Socket DIP32 8pc|8|Precision type| |27| |Socket DIP32 8pc|8|Precision type|
Line 270: Line 276:
 |30| |Socket DIP14 8pc|3|Precision type| |30| |Socket DIP14 8pc|3|Precision type|
 |31| |Socket DIP8 8pc|2|Precision type| |31| |Socket DIP8 8pc|2|Precision type|
- 
-\\ 
- 
  
 ====== Dealing with IC ====== ====== Dealing with IC ======
  
-CMOS devices are highly sensitive to static electricity! Keep your transport or CMOS chips on only conductive foam! All pins must be shorted.\\+CMOS devices are highly sensitive to static electricity! Keep your transport or CMOS chips on only conductive foam! All pins must be shorted. \\
 Make sure that you connect to a grounding system before working with these modules. ESD is appropriate article in the trade. All IC with blocking capacitors are 100nF X7R-5 (0,1 uF Tantal is also ok, please be careful with polarization) provided. This is absolutely important. Otherwise there is an reduction of the functionality of the module due to EMC influence. Make sure that you connect to a grounding system before working with these modules. ESD is appropriate article in the trade. All IC with blocking capacitors are 100nF X7R-5 (0,1 uF Tantal is also ok, please be careful with polarization) provided. This is absolutely important. Otherwise there is an reduction of the functionality of the module due to EMC influence.
- 
  
 ====== Assignment of connectors, jumpers and switches ====== ====== Assignment of connectors, jumpers and switches ======
Line 284: Line 286:
 Down the text the assembly and the switch position of the ECB Standard-I/O-address ECB-RAMF R11 is shown. Basically, the I/O-address range will be adjusted to your taste. Keep in mind that this is reflected in the test program and drivers. Down the text the assembly and the switch position of the ECB Standard-I/O-address ECB-RAMF R11 is shown. Basically, the I/O-address range will be adjusted to your taste. Keep in mind that this is reflected in the test program and drivers.
  
-A closed switch means a 0-bit in the address specification. Here are some simple examples with board-start-address 0A0H #1 and 0A4H #2. +A closed switch means a 0-bit in the address specification.
- +
-Attention: +
- +
-This definition is only for example. The real combination depends on system. +
- +
-For a 4Mbyte singe-PCB system You need the addresses as follows: +
- +
-<code> +
-RAMF_BAS EQU 0A0H       ; Base address of RAMF +
-RAMF_DAT EQU RAMF_BAS   ; Data In/Out only to SRAM R/W +
-RAMF_AL  EQU RAMF_BAS 1 ; Address low for RAMF Memory Cell W +
-RAMF_AH  EQU RAMF_BAS 2 ; Address high for RAMF Memory Cell W +
-RAMF_ST  EQU RAMF_BAS 3 ; Status port R/O +
-</code> +
- +
-For a 2 * 4MByte double-PCB system You need the addresses as follows: +
- +
-<code> +
-RAMF_BAS1 EQU 0A0H        ; Base address of RAMF#1 +
-RAMF_DAT1 EQU RAMF_BAS1   ; Data In/Out only to SRAM R/W +
-RAMF_AL1  EQU RAMF_BAS1 1 ; Address low for RAMF Memory Cell W +
-RAMF_AH1  EQU RAMF_BAS1 2 ; Address high for RAMF Memory Cell W +
-RAMF_ST1  EQU RAMF_BAS1 3 ; Status port R/O +
- +
-RAMF_BAS2 EQU 0A4H        ; Base address of RAMF#2 +
-RAMF_DAT2 EQU RAMF_BAS2   ; Data In/Out only to SRAM R/W +
-RAMF_AL2  EQU RAMF_BAS2 1 ; Address low for RAMF Memory Cell W +
-RAMF_AH2  EQU RAMF_BAS2 2 ; Address high for RAMF Memory Cell W +
-RAMF_ST2  EQU RAMF_BAS2 3 ; Status port R/O +
-</code> +
- +
-**Attention!** +
- +
-**Attention!** +
- +
-<font inherit/inherit;;#FF0000;;inherit>**Since RomWBW 2.5.2. we find as first step 2 RAM-Floppies with an size of 4MB on each PCB. **</font>+
  
 Address assignment of ECB-RAMF-R11 Address assignment of ECB-RAMF-R11
Line 332: Line 298:
 |<font 10px/inherit;;inherit;;inherit>X</font>|<font 10px/inherit;;inherit;;inherit>X</font>|<font 10px/inherit;;inherit;;inherit>X</font>|<font 10px/inherit;;inherit;;inherit>X</font>|<font 10px/inherit;;inherit;;inherit>X</font>|<font 10px/inherit;;inherit;;inherit>X</font>|<font 10px/inherit;;inherit;;inherit>1</font>|<font 10px/inherit;;inherit;;inherit>1</font>|<font 10px/inherit;;inherit;;inherit>1-0-1</font>|<font 10px/inherit;;inherit;;inherit>1</font>|<font 10px/inherit;;inherit;;inherit>Read Status</font>| |<font 10px/inherit;;inherit;;inherit>X</font>|<font 10px/inherit;;inherit;;inherit>X</font>|<font 10px/inherit;;inherit;;inherit>X</font>|<font 10px/inherit;;inherit;;inherit>X</font>|<font 10px/inherit;;inherit;;inherit>X</font>|<font 10px/inherit;;inherit;;inherit>X</font>|<font 10px/inherit;;inherit;;inherit>1</font>|<font 10px/inherit;;inherit;;inherit>1</font>|<font 10px/inherit;;inherit;;inherit>1-0-1</font>|<font 10px/inherit;;inherit;;inherit>1</font>|<font 10px/inherit;;inherit;;inherit>Read Status</font>|
  
-Write to Address Low or Address resets the Counter IC12A. +Write to Address Low or Address High resets the Counter IC12A.
- +
-\\ +
  
 ====== Jumper S4: ====== ====== Jumper S4: ======
Line 350: Line 313:
  
 S4/6 open = AB7 = 1 S4/6 open = AB7 = 1
- 
  
 ====== Base-address table ====== ====== Base-address table ======
Line 366: Line 328:
 |0|0|1|0|0|1|90H|Preferred for EF9366 VDU board| |0|0|1|0|0|1|90H|Preferred for EF9366 VDU board|
 |1|0|1|0|0|0|A0H|Preferred for ECB-RAMF R11 #1| |1|0|1|0|0|0|A0H|Preferred for ECB-RAMF R11 #1|
-|1|0|1|1|0|1|A4H|Preferred for ECB-RAMF R11 #2|+|1|0|1|0|0|1|A4H|Preferred for ECB-RAMF R11 #2|
 |1|1|0|0|0|0|C0H|Preferred for ECB-ModPrn R0.2 #1 / #2| |1|1|0|0|0|0|C0H|Preferred for ECB-ModPrn R0.2 #1 / #2|
 |1|1|0|1|0|0|D0H|Preferred for ECB-PIO or EF9366 VDU| |1|1|0|1|0|0|D0H|Preferred for ECB-PIO or EF9366 VDU|
 |1|1|1|0|0|0|E0H|Preferred for ECB Color VDU board| |1|1|1|0|0|0|E0H|Preferred for ECB Color VDU board|
 |1|1|1|1|0|0|F0H|Free| |1|1|1|1|0|0|F0H|Free|
- 
-\\ 
- 
  
 ====== Jumper S3: ====== ====== Jumper S3: ======
  
-S3/1 reset the counter with signal B_/PWCLR+S3/1 reset the counter with signal B_/PWCLR (C26, Kontron compatibility)
  
-S3/2 reset the counter with signal B_/RESET+S3/2 reset the counter with signal B_/RESET (C31, Legacy N8VEM)
  
 S3/3 /Option_Bit = 0 S3/3 /Option_Bit = 0
- 
  
 ====== Switch S2: ====== ====== Switch S2: ======
  
-If the switch S2 is closed (switch down), the write protection is active. This prevents over IC18C that the CMOS memory can be described with a write access.\\+If the switch S2 is closed (switch down), the write protection is active. This prevents over IC18C that the CMOS memory can be described with a write access. \\
 The switch S2 generates the signal "PROT". About the status of port RAFECB_BAS 3, the following signals from the circuit of ECB-RAMF be imported and evaluated in the program. The switch S2 generates the signal "PROT". About the status of port RAFECB_BAS 3, the following signals from the circuit of ECB-RAMF be imported and evaluated in the program.
- 
  
 ====== Status-Port: ====== ====== Status-Port: ======
  
-DB7 X\\ +DB7 X \\ 
-DB6 X\\ +DB6 X \\ 
-DB5 X\\ +DB5 X \\ 
-DB4 X\\ +DB4 X \\ 
-DB3 activity\\ +DB3 activity \\ 
-DB2 B_VCMOS\\ +DB2 B_VCMOS \\ 
-DB1 /OPTION BIT\\+DB1 /OPTION BIT \\
 DB0 /PROT DB0 /PROT
- 
  
 ====== Connector P1: ====== ====== Connector P1: ======
Line 439: Line 395:
 |<font 11pt/Calibri,sans-serif;;black;;inherit>a31</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>/BUSAK</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>bus acknowledge</font>         |<font 11pt/Calibri,sans-serif;;black;;inherit>c31</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>/RESET</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>cpu reset (as input from ECB)</font>   | |<font 11pt/Calibri,sans-serif;;black;;inherit>a31</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>/BUSAK</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>bus acknowledge</font>         |<font 11pt/Calibri,sans-serif;;black;;inherit>c31</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>/RESET</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>cpu reset (as input from ECB)</font>   |
 |<font 11pt/Calibri,sans-serif;;black;;inherit>a32</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>GND</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>signal ground</font>         |<font 11pt/Calibri,sans-serif;;black;;inherit>c32</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>GND</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>signal ground</font>   | |<font 11pt/Calibri,sans-serif;;black;;inherit>a32</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>GND</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>signal ground</font>         |<font 11pt/Calibri,sans-serif;;black;;inherit>c32</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>GND</font>   |<font 11pt/Calibri,sans-serif;;black;;inherit>signal ground</font>   |
- 
-\\ 
- 
  
 ====== The ATTINY13-20 ====== ====== The ATTINY13-20 ======
Line 452: Line 405:
  
 [[http://www.pollin.de/shop/dt/NTI5OTgxOTk-/Bausaetze_Module/Bausaetze/ATMEL_Evaluations_Board_V2_0_1_Fertigmodul.html|http://www.pollin.de/shop/dt/NTI5OTgxOTk-/Bausaetze_Module/Bausaetze/ATMEL_Evaluations_Board_V2_0_1_Fertigmodul.html]] [[http://www.pollin.de/shop/dt/NTI5OTgxOTk-/Bausaetze_Module/Bausaetze/ATMEL_Evaluations_Board_V2_0_1_Fertigmodul.html|http://www.pollin.de/shop/dt/NTI5OTgxOTk-/Bausaetze_Module/Bausaetze/ATMEL_Evaluations_Board_V2_0_1_Fertigmodul.html]]
- 
  
 ====== Software Support ====== ====== Software Support ======
  
-ECB-RAMF support is not enabled by default in the ROMWBW for the SBC V2. A new build of ROMWBW will be required with changes to the following settings:+ECB-RAMF support is not enabled by default in the ROMWBW. A new build of ROMWBW will be required with changes to the following settings in your custom configuration file:
  
-cfg_sbc.asm+SBC_std_cust.asm
  
 <code> <code>
-RFENABLE    .EQU    TRUE         ; TRUE FOR RAM FLOPPY SUPPORT +RFENABLE    .SET    TRUE         ; TRUE FOR RAM FLOPPY SUPPORT 
-RFCNT       .EQU               ; NUMBER OF RAM FLOPPY UNITS (MAX IS 2)+RFCNT       .SET               ; NUMBER OF RAM FLOPPY UNITS (MAX IS 4)
 </code> </code>
  
-The default address is configured for board one at A0h and A4h for the second boards. If required these addresses can be reconfigured:+The default address is configured for boards at A0hA4h, A8h, ACh. If required these addresses can be reconfigured:
  
 rf.asm rf.asm
  
 <code> <code>
-RF_U0IO        .EQU    $A0 +RF_U0IO        .EQU    $A0      ; BASE ADDRESS OF RAMFLOPPY 1 
-RF_U1IO        .EQU    $A4+RF_U1IO        .EQU    $A4      ; BASE ADDRESS OF RAMFLOPPY 2 
 +RF_U2IO        .EQU    $A8      ; BASE ADDRESS OF RAMFLOPPY 3 
 +RF_U3IO        .EQU    $AC      ; BASE ADDRESS OF RAMFLOPPY 4
 </code> </code>
  
-Test software can be found here: {{:boards:ecb:ramfloppy:firmware:raf113.zip|:boards:ecb:ramfloppy:firmware:raf113.zip}}+Before use the RAM floppy needs to be initialized with the CLRDIR.COM command. Ensure the Write Protect switch is turned off.
  
 +<code>
 +RetroBrew HBIOS v2.9.1-pre.6, 2018-09-27
 +...
 +RF: IO=0xA0 DEVICES=1 WP=OFF
 +...
 +Unit        Device      Type              Capacity/Mode
 +----------  ----------  ----------------  --------------------
 +...
 +Disk 4      RF0:        RAM Floppy        4MB,LBA
 +...
 +Configuring Drives...
 +...
 +E:=RAMF0:0
 +...
 +CP/M-80 v2.2, 54.0K TPA
 +B>CLRDIR E:
 +CLRDIR V-0.4 (06-Aug-2012) by Max Scane
 +Warning - this utility will overwite the directory sectors of Drive: E:
 +Type Y to proceed any key other key to exit. Y
 +Directory cleared.
 +**B>**
 +</code>
  
-====== Future Development ====== +Test software can be found here: {{:boards:ecb:ramfloppy:firmware:raf113.zip|:boards:ecb:ramfloppy:firmware:raf113.zip}}
- +
-In subsequent versions of ECB-RAMF R2.0, the following features are planned: +
- +
-  * An increase in the amount of storage each board can provide, now 8MByte instead of 4MByte. +
-  * Continued ability to use two boards in conjunction to provide additional memory. +
-  * 8Mbyte on each ECB-RAMF R2.0 with 2 PCB +
-  * ECB as strictly recommended standard, no deviations, compliance to KONTRON ECB +
-  * One PCB for bus logic/bus interface and control +
-  * one Piggyback-PCB only for 8MByte SRAM (maybe SMT) +
-  * the bus logic/bus interface etc. is the same like in R1.1, only 1 internal SRAM-address-line more +
- +
-After this the development is stopping … otherwise there is in the group interest to realize ECB-RAMF 3.0 with DMA-AccessMaybe…+
  
 +Copy speed of data from a RAM Floppy to another RAM Floppy using PIP on a 10Mhz SBC V2 was measured as 21kbs.
  
 ====== File List ====== ====== File List ======
boards/ecb/ramfloppy/start.1536388538.txt.gz · Last modified: 2018/09/08 02:35 by b1ackmai1er
Driven by DokuWiki Recent changes RSS feed Valid CSS Valid XHTML 1.0